A New Dead-Time Effect Elimination Method for H-bridge Inverters

被引:0
|
作者
Alawieh, H. [1 ]
Riachy, L. [1 ]
Tehrani, K. Arab [1 ]
Azzouz, Y. [1 ]
Dakyo, B. [2 ]
机构
[1] IRSEEM ESIGELEC, Elect & Syst Grp, St Etienne, France
[2] Univ Le Havre, GREAH Lab, Le Havre, France
关键词
Dead-time elimination; pulse width modulation (PWM); harmonics; COMPENSATION; MODULATION; STRATEGY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Dead-time is added into traditional pulse width modulation (PWM) control to avoid short circuit of DC link of inverters. The dead-time can cause problems such as voltage loss, increasing the value of total harmonic distortion of the current waveform (THDI) as well as output current distortion at the zero crossing. To solve these problems, many studies have been made to deal with the dead-time issues. This paper presents a novel dead-time effect elimination method for H-bridge inverters based on three-level PWM strategy. In this paper, a new current polarity detection circuit has been used to remove dead-time between signals. This detection circuit is based on the conduction states of two low antiparallel diodes in IGBT modules. Here, only one power supply is needed for the diode states conduction detection. In this paper, the principle of the proposed method is detailed. Moreover, simulation and experimental results are presented to demonstrate the validity of the proposed method.
引用
收藏
页码:3153 / 3159
页数:7
相关论文
共 50 条
  • [1] Dead-Time Effect Suppression with PMR Control in Single-Phase H-Bridge Inverters
    Sun, J. J.
    Chen, Z. Y.
    Cen, Y.
    Huang, M.
    Zha, X. M.
    [J]. 2016 IEEE 8TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC-ECCE ASIA), 2016,
  • [2] Adaptive dead-time compensation of H-bridge cascaded STATCOM
    School of Electrical Engineering and Automation, Harbin Institute of Technology, Harbin
    150001, China
    [J]. Harbin Gongye Daxue Xuebao, 9 (1-7):
  • [3] Elimination of dead-time in PWM controlled inverters
    Chen, Lihua
    Peng, Fang Z.
    [J]. APEC 2007: TWENTY-SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 2007, : 306 - +
  • [4] Dead-time elimination for voltage source inverters
    Chen, Lihua
    Peng, Fang Zheng
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (02) : 574 - 580
  • [5] Iterative harmonic elimination method for cascaded H-bridge inverters
    Zhu, Si-Guo
    Ouyang, Hong-Lin
    Zhu, Ying-Hao
    [J]. Gaodianya Jishu/High Voltage Engineering, 2011, 37 (02): : 318 - 324
  • [6] H-bridge Power Inverter Control Provide Active Compensation of Dead-Time Effect
    Blahnik, Vojtech
    Peroutka, Zdenek
    Talla, Jakub
    [J]. 2013 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2013, : 41 - 44
  • [7] A New Model-Based Dead-Time Compensation Strategy for Cascaded H-Bridge Converters
    Li, Baojin
    Xu, Jinbang
    Ye, Jie
    Wang, Haozhe
    Huang, Songtao
    Li, Yesong
    Shen, Anwen
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (04) : 3793 - 3802
  • [8] Dead-Time and Semiconductor Voltage Drop Compensation for Cascaded H-Bridge Converters
    Mora, Andres
    Juliet, Jorge
    Santander, Alex
    Lezana, Pablo
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2016, 63 (12) : 7833 - 7842
  • [9] Dead-Time Elimination PWM with Switching Times Sharing for H Bridge Inverter
    Song, Chunwei
    Wang, Yuhua
    [J]. IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2021, 16 (06) : 871 - 878
  • [10] Dead-time Compensation for Multilevel Cascaded H-bridge Converters with Novel Voltage Balancing
    Betz, R. E.
    Summers, T. J.
    Mirzaeva, G.
    [J]. EPE: 2009 13TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-9, 2009, : 2645 - 2654