Radio frequency effects on the clock networks of digital circuits

被引:0
|
作者
Wang, HX [1 ]
Dirik, C [1 ]
Rodriguez, SV [1 ]
Gole, AV [1 ]
Jacob, B [1 ]
机构
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
关键词
RFI; pin direct injection method; power reflection coefficient; pulsed modulated RF; clock network;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Radio frequency interference (RFI) can have adverse effects on commercial electronics. Current properties of high performance integrated circuits (ICs), such as very small feature sizes, high clock frequencies, and reduced voltage levels, increase the susceptibility of these circuits to RFI, causing them to be more prone to smaller interference levels. Also, recent developments of mobile devices and wireless networks create a hostile electromagnetic environment for ICs. Therefore, it is important to measure the susceptibility of ICs to RFI. In this study, we investigate the susceptibility levels to RFI of the clock network of a basic digital building block. Our experimental setup is designed to couple a pulse modulated RF signal using the pin direct injection method. The device under test is an 8-bit ripple counter, designed and fabricated using AMI 0.5 mum process technology. Our experiments showed that relatively low levels of RFI (e.g., 16.8 dBm with carrier frequency of 1 GHz) could adversely affect the normal functioning of the device under test.
引用
收藏
页码:93 / 96
页数:4
相关论文
共 50 条
  • [1] Integrated circuits for digital radio frequency memory
    Brown, E.R.
    Leslie, T.C.
    Killips, R.J.
    GEC Review, 1991, 6 (03): : 144 - 149
  • [2] Clock distribution networks in synchronous digital integrated circuits
    Friedman, EG
    PROCEEDINGS OF THE IEEE, 2001, 89 (05) : 665 - 692
  • [3] Effects of fixed frequency clock offsets in synchronous digital hierarchy networks
    Sholander, PE
    Autry, CB
    Owen, HL
    EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1996, 7 (01): : 49 - 60
  • [4] Effects of fixed frequency clock offsets in synchronous digital hierarchy networks
    Georgia Inst of Technology, Atlanta, United States
    Eur Trans Telecommun, 1 (49-60):
  • [5] Electromagnetic interference and digital circuits: An initial study of clock networks
    Wang, HX
    Rodriguez, SV
    Dirik, C
    Jacob, B
    ELECTROMAGNETICS, 2006, 26 (01) : 73 - 86
  • [6] HYBRID NETWORKS AND THEIR USES IN RADIO-FREQUENCY CIRCUITS
    MANTON, RG
    RADIO AND ELECTRONIC ENGINEER, 1984, 54 (11-1): : 473 - 489
  • [7] FREQUENCY PLANNING OF DIGITAL RADIO-RELAY NETWORKS
    KARL, H
    ERICSSON REVIEW, 1986, 63 (02): : 71 - 79
  • [8] Radio frequency analog-to-digital converters: Systems and circuits review
    Li, Dengquan
    Zhao, Xin
    Liu, Shubin
    Liu, Maliang
    Ding, Ruixue
    Liang, Yuhua
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2022, 119
  • [9] Clock/Frequency Generation Circuits and Systems
    Rhee, Woogeun
    Liscidini, Antonio
    Sim, Jae-Yoon
    Okada, Kenichi
    Pamarti, Sudhakar
    JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2012, 2012
  • [10] Analysis of NBTI Effects on High Frequency Digital Circuits
    Unutulmaz, Ahmet
    Helms, Domenik
    Eilers, Reef
    Metzdorf, Malte
    Kaczer, Ben
    Nebel, Wolfgang
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 223 - 228