user

Reconfigurable DSP IP for multimedia applications

被引：0
|
作者：
Martina, M [1 ]
Masera, G [1 ]
Piccinini, G [1 ]
Vacca, F [1 ]
Zamboni, M [1 ]
机构：
[1] Politecn Torino, I-10129 Turin, Italy
来源：
2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
O42 [声学];
学科分类号：
070206 ; 082403 ;
摘要：
引用
收藏
页码：4179 / 4179
页数：1
相关论文
共 50 条
  • [1] A MDSP (multimedia DSP) chip for portable multimedia applications
    Ong, S
    Yoo, H
    Sunwoo, MH
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 283 - 286
  • [2] A reconfigurable processing system for DSP applications
    Knittel, G
    [J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 864 - 867
  • [3] Flexible Reconfigurable Architecture for DSP Applications
    Obeid, Abdulfattah M.
    Qasim, Syed Manzoor
    BenSaleh, Mohammed S.
    Marrakchi, Zied
    Mehrez, Habib
    Ghariani, Heni
    Abid, Mohamed
    [J]. 2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 204 - 209
  • [4] Reconfigurable DSP Architectures for SDR applications
    Muhammad, Najam-ul-Islam
    Khalfallah, Karim
    Knopp, Raymond
    Pacalet, Renaud
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 971 - +
  • [5] MorphoSys: A reconfigurable architecture for multimedia applications
    Singh, H
    Lee, MH
    Lu, GM
    Kurdahi, FJ
    Bagherzadeh, N
    [J]. XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 134 - 139
  • [6] Survey of reconfigurable architectures for multimedia applications
    Cervero, T.
    Lopez, S.
    Callico, G. M.
    Tobajas, F.
    de Armas, V.
    Lopez, J.
    Sarmiento, R.
    [J]. VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [7] Supporting reconfigurable parallel multimedia applications
    Nijhuis, Maik
    Bos, Herbert
    Bal, Henri E.
    [J]. EURO-PAR 2006 PARALLEL PROCESSING, 2006, 4128 : 765 - 776
  • [8] A reconfigurable DCT architecture for multimedia applications
    Li, Zhenwei
    Peng, Silong
    Ma, Hong
    Wang, Qiang
    [J]. CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2008, : 360 - 364
  • [9] Reconfigurable Filter Coprocessor Architecture for DSP Applications
    S. Ramanathan
    S.K. Nandy
    V. Visvanathan
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2000, 26 : 333 - 359
  • [10] Reconfigurable filter coprocessor architecture for DSP applications
    Ramanathan, S
    Nandy, SK
    Visvanathan, V
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 26 (03): : 333 - 359
12345