Efficient Memory Partitioning for Parallel Data Access in Multidimensional Arrays

被引:7
|
作者
Meng, Chenyue [1 ]
Yin, Shouyi [1 ]
Ouyang, Peng [1 ]
Liu, Leibo [1 ]
Wei, Shaojun [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, TNList, Beijing 100084, Peoples R China
关键词
memory partitioning; parallel data access; storage overhead;
D O I
10.1145/2744769.2744831
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Memory bandwidth bottlenecks severely restrict parallel access of data from memory arrays. To increase bandwidth, memory partitioning algorithms have been proposed to access multiple memory banks simultaneously. However, previous partitioning schemes propose complex partitioning algorithms, which leads to non-optimal memory bank space utilization and unnecessary storage overhead. In this paper, we develop an efficient memory partitioning strategy with low time complexity and low storage overhead for data access in multidimensional arrays. Experimental results show that our memory partitioning algorithm saves up to 93.7% in the amount of arithmetic operations, 96.9% in execution time and 31.1% in storage overhead, compared to the state-of-the-art approach.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Memory Partitioning for Parallel Multipattern Data Access in Multiple Data Arrays
    Yin, Shouyi
    Xie, Zhicong
    Meng, Chenyue
    Ouyang, Peng
    Liu, Leibo
    Wei, Shaojun
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (02) : 431 - 444
  • [2] Efficient Memory Partitioning for Parallel Data Access via Data Reuse
    Su, Jincheng
    Yang, Fan
    Zeng, Xuan
    Zhou, Dian
    [J]. PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), 2016, : 138 - 147
  • [3] Efficient Memory Partitioning for Parallel Data Access in FPGA via Data Reuse
    Su, Jincheng
    Yang, Fan
    Zeng, Xuan
    Zhou, Dian
    Chen, Jie
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (10) : 1674 - 1687
  • [4] Multibank Memory Optimization for Parallel Data Access in Multiple Data Arrays
    Yin, Shouyi
    Xie, Zhicong
    Meng, Chenyue
    Liu, Leibo
    Wei, Shaojun
    [J]. 2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [5] Combining Memory Partitioning and Subtask Generation for Parallel Data Access on CGRAs
    Li, Cheng
    Gu, Jiangyuan
    Yin, Shouyi
    Liu, Leibo
    Wei, Shaojun
    [J]. 2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 204 - 209
  • [6] Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM
    Yin, Shouyi
    Xie, Zhicong
    Wei, Shaojun
    [J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [7] Memory Partitioning for Multidimensional Arrays in High-level Synthesis
    Wang, Yuxin
    Li, Peng
    Zhang, Peng
    Zhang, Chen
    Cong, Jason
    [J]. 2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [8] AUTOMATIC PARTITIONING OF PARALLEL LOOPS AND DATA ARRAYS FOR DISTRIBUTED SHARED-MEMORY MULTIPROCESSORS
    AGARWAL, A
    KRANZ, DA
    NATARAJAN, V
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (09) : 943 - 962
  • [9] Algorithmic, Data Access and Data Partitioning Optimizations for Multidimensional Data Processing
    Andreica, Mugurel Ionut
    Tirsa, Eliana-Dina
    [J]. 9TH ROEDUNET IEEE INTERNATIONAL CONFERENCE, 2010, : 174 - 179
  • [10] An Efficient Memory Partitioning Approach for Multi-Pattern Data Access via Data Reuse
    Li, Wensong
    Yang, Fan
    Zhu, Hengliang
    Zeng, Xuan
    Zhou, Dian
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2019, 12 (01)