Speed-up of hologram generation using ClearSpeed Accelerator board

被引：5
|
作者：
Tanabe, Noriyuki [1 ]
Ichihashi, Yasuyuki [1 ]
Nakayama, Hirotaka [1 ]
Masuda, Nobuyuki [1 ]
Ito, Tomoyoshi [1 ]
机构：
[1] Chiba Univ, Grad Sch Engn, Chiba 2630034, Japan
来源：
COMPUTER PHYSICS COMMUNICATIONS | 2009年 / 180卷 / 10期
基金：
日本学术振兴会;
关键词：
Holography; Computer-generated hologram; Parallel computing; ClearSpeed;
D O I：
10.1016/j.cpc.2009.06.001
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
We have sped up the calculation of a computer-generated hologram by parallel computing using ClearSpeed Advance (TM) Dual CSX600 PCI-X Accelerator Board by ClearSpeed Technology plc. By using two boards in parallel, our system was able to perform the calculation 50 times as fast as a personal computer. (C) 2009 Elsevier B.V. All rights reserved.
引用
收藏
页码：1870 / 1873
页数：4
相关论文
共 50 条
  • [1] Lattice Boltzmann methods on the ClearSpeed Advance™ accelerator board
    Heuveline, V.
    Weiss, J. -P.
    [J]. EUROPEAN PHYSICAL JOURNAL-SPECIAL TOPICS, 2009, 171 : 31 - 36
  • [2] Lattice Boltzmann methods on the ClearSpeed Advance™ accelerator board
    V. Heuveline
    J.-P. Weiß
    [J]. The European Physical Journal Special Topics, 2009, 171 : 31 - 36
  • [3] Speed-up Benders decomposition using maximum density cut (MDC) generation
    Georgios K. D. Saharidis
    Marianthi G. Ierapetritou
    [J]. Annals of Operations Research, 2013, 210 : 101 - 123
  • [4] Speed-up Benders decomposition using maximum density cut (MDC) generation
    Saharidis, Georgios K. D.
    Ierapetritou, Marianthi G.
    [J]. ANNALS OF OPERATIONS RESEARCH, 2013, 210 (01) : 101 - 123
  • [5] TRUTH AND SPEED-UP
    Fischer, Martin
    [J]. REVIEW OF SYMBOLIC LOGIC, 2014, 7 (02): : 319 - 340
  • [6] Manila speed-up
    Anon
    [J]. Railway Gazette International, 2001, 157 (09)
  • [7] Synthetic Data Generation to Speed-Up the Object Recognition Pipeline
    Perri, Damiano
    Simonetti, Marco
    Gervasi, Osvaldo
    [J]. ELECTRONICS, 2022, 11 (01)
  • [8] Speed-up of PEEC method by using wavelet transform
    Antonini, G
    Orlandi, A
    Ruehli, AE
    [J]. 2000 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, SYMPOSIUM RECORD, 2000, : 95 - 100
  • [9] Speed-up of RISC Processor Computation Using ADAPTO
    Cardarilli, G. C.
    Di Nunzio, L.
    Re, M.
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2229 - 2232
  • [10] Optimising the service capacity by using a speed-up simulation
    Mallor Gimenez, Fermin
    Mateo Collazos, Pedro M.
    Alberto Moralejo, Isolina
    [J]. EUROPEAN JOURNAL OF INDUSTRIAL ENGINEERING, 2008, 2 (04) : 461 - 478
12345