Plasma charging damage characterization of 200mm and 300mm dielectric etch chambers using bias voltage diagnostic cathodes

被引:0
|
作者
Ma, SM [1 ]
Kutney, M [1 ]
Kats, S [1 ]
Kropewnicki, T [1 ]
Lindley, R [1 ]
Doan, K [1 ]
Horioka, K [1 ]
Lane, D [1 ]
Shan, H [1 ]
机构
[1] Appl Mat Inc, Etch Prod Business Grp, Dielect Etch Div, Sunnyvale, CA 94086 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A V(DC) bias diagnostic cathode is developed to measure the plasma-induced self bias uniformity on the wafer and the correlation to device charging damage on both 200mm and 300mm. dielectric etch chambers. Multiple probe pins are buried within the ceramic electrostatic chuck surface with only the top surface tips exposed to plasma. Wafer surface DC bias voltage during plasma process can be directly measured in-situ from these probes with built-in circuitry. The maximum bias difference (DeltaV(DC) = V(DC(max)) - V(DC(min))) of measured on-wafer A(DC) correlates to device damage during plasma process. Comparing 200mm and 300mm. chamber measurement results, the scale-up process in 300mm chamber is identified to have similar uniformity performance as in 200mm chamber. Using device calibration data compared to DeltaV(DC) values, the plasma damage performance in both 200mm and 300mm chambers can be predicted in early chamber or process development stages.
引用
收藏
页码:118 / 121
页数:4
相关论文
共 5 条
  • [1] Measurement of device charging damage in a dielectric etch 300mm chamber with a bias voltage diagnostic cathode
    Kutney, MC
    Ma, SM
    Horioka, K
    Lindley, R
    Kats, S
    Kropewnicki, T
    Doan, K
    Lane, D
    Shan, HC
    PLASMA PROCESSING XIV, 2002, 2002 (17): : 191 - 198
  • [2] Plasma charging damage performance assessment with scaled-up process from 200 mm to 300 mm dielectric etch chambers
    Ma, SM
    Björkman, C
    Mays, B
    Kropewnicki, T
    Feng, T
    Li, Q
    Dadu, U
    Chang, M
    Shan, HC
    THIN FILM MATERIALS, PROCESSES, AND RELIABILITY, 2001, 2001 (24): : 14 - 21
  • [3] Effects of Etch Rate on Scallop of Through-Silicon Vias (TSVs) in 200mm and 300mm Wafers
    Hsin, Yu-Chen
    Chen, Chien-Chou
    Lau, John H.
    Tzeng, Pei-Jer
    Shen, Shang-Hung
    Hsu, Yi-Feng
    Chen, Shang-Chun
    Wn, Chien-Ying
    Chen, Jui-Chin
    Ku, Tzu-Kun
    Kao, Ming-Jer
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1130 - 1135
  • [4] Post-etch cleaning of 300mm dual damascene low-k dielectric structures using supercritical CO2
    Turkot, RB
    Ramachandrarao, VS
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VIII, 2004, 2003 (26): : 254 - 262
  • [5] Combined plasma-enhanced-atomic-layer-deposition gate dielectric and in situ SiN cap layer for reduced threshold voltage shift and dynamic ON-resistance dispersion of AlGaN/GaN high electron mobility transistors on 200mm Si substrates
    Ronchi, Nicolo
    De Jaeger, Brice
    Van Hove, Marleen
    Roelofs, Robin
    Wu, Tian-Li
    Hu, Jie
    Kang, Xuanwu
    Decoutere, Stefaan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)