LFSR-Based Test-Data Compression with Self-Stoppable Seeds

被引:0
|
作者
Koutsoupia, M. [1 ]
Kalligeros, E. [2 ]
Kavousianos, X. [3 ]
Nikolos, D. [1 ]
机构
[1] Univ Patras, Comp Eng & Inf Dept, GR-26110 Patras, Greece
[2] Univ Aegean, Informat & Commun Syst Engn Dept, Mitilini, Greece
[3] Univ Ioannina, Dept Comp Sci, GR-45110 Ioannina, Greece
关键词
POWER; REDUCTION; VOLUME; CORES;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The main disadvantage of LFSR-based compression is that it should he usually combined with a constrained ATPG process, and, as a result, it cannot be effectively applied to IP cores of unknown structure. In this paper, a new LFSR-based compression approach that overcomes this problem is proposed. The proposed method allows each LFSR seed to encode as many slices as possible. For achieving this, a special purpose slice, called stop-slice, that indicates the end of a seed's usage is encoded as the last slice of each seed. Thus, the seeds include by construction the information of where they should stop and, for that reason, we call them self-stoppable. A stop-slice generation procedure is proposed that exploits the inherent test set characteristics and generates stop slices which impose minimum compression overhead. Moreover, the architecture for implementing the proposed technique requires negligible additional hardware overhead compared to the standard LFSR-based architecture. The proposed technique is also accompanied by a seed calculation algorithm that tries to minimize the number of calculated seeds.
引用
收藏
页码:1482 / +
页数:2
相关论文
共 50 条
  • [1] Deviation-Based LFSR Reseeding for Test-Data Compression
    Wang, Zhanglei
    Fang, Hongxia
    Chakrabarty, Krishnendu
    Bienek, Michael
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (02) : 259 - 271
  • [2] Deviation-based LFSR reseeding for test-data compression
    Wang, Zhanglei
    Fang, Hongxia
    Chakrabarty, Krishnendu
    Bienek, Michael
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28 (01) : 259 - 271
  • [3] Computation of Seeds for LFSR-Based Diagnostic Test Generation
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (12) : 2004 - 2012
  • [4] Computing Seeds for LFSR-Based Test Generation From Nontest Cubes
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (06) : 2392 - 2396
  • [5] Computation of Seeds for LFSR-Based n-Detection Test Generation
    Pomeranz, Irith
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2017, 22 (02)
  • [6] Reducing test-data volume and test-power simultaneously in LFSR reseeding-based compression environment
    Wang Weizheng
    Kuang Jishun
    You Zhiqiang
    Liu Peng
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (07)
  • [7] Reducing test-data volume and test-power simultaneously in LFSR reseeding-based compression environment
    王伟征
    邝继顺
    尤志强
    刘鹏
    Journal of Semiconductors, 2011, 32 (07) : 115 - 121
  • [8] LFSR-Based Test Generation for Reduced Fail Data Volume
    Pomeranz, Irith
    Venkataraman, Srikanth
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 5261 - 5266
  • [9] An efficient seeds selection method for LFSR-based test-per-clock BIST
    Kalligeros, E
    Kavousianos, X
    Bakalis, D
    Nikolos, D
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 261 - 266
  • [10] An Approach to LFSR-Based X-Masking for Built-In Self-Test
    Shimazu, Daichi
    Ohtake, Satoshi
    2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,