Evaluating Application Vulnerability to Soft Errors in Multi-level Cache Hierarchy

被引:0
|
作者
Ma, Zhe [1 ,3 ]
Carlson, Trevor [2 ,3 ]
Heirman, Wim [2 ,3 ]
Eeckhout, Lieven [2 ,3 ]
机构
[1] IMEC, Kapeldreef 75, B-3000 Leuven, Belgium
[2] Univ Ghent, B-9000 Ghent, Belgium
[3] Intel ExaSci Lab, B-3000 Leuven, Belgium
关键词
Soft error; processor simulator; fault injection;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the capacity of caches increases dramatically with new processors, soft errors originating in cache memories has become a major reliability concern for high performance processors. This paper presents application specific soft error vulnerability analysis in order to understand an application's responses to soft errors from different levels of caches. Based on a high-performance processor simulator called Graphite, we have implemented a fault injection framework that can selectively inject bit flips to different levels of caches. We simulated a wide range of relevant bit error patterns and measured the applications' vulnerabilities to bit errors. Our experimental results have shown the differing vulnerabilities of applications to bit errors in different levels of caches (e.g. the application failure rate for one program is more than the doulbe of that for another program for a given cache); the results have also indicated the probabilities of different failure behaviors for the given applications.
引用
收藏
页码:272 / 281
页数:10
相关论文
共 50 条
  • [1] MorphCache: A Reconfigurable Adaptive Multi-level Cache Hierarchy
    Srikantaiah, Shekhar
    Kultursay, Emre
    Zhang, Tao
    Kandemir, Mahmut
    Irwin, Mary Jane
    Xie, Yuan
    [J]. 2011 IEEE 17TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2011, : 231 - 242
  • [2] Multi-level cache hierarchy evaluation for programmable media processors
    Fritts, J
    Wolf, W
    [J]. 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 228 - 237
  • [3] ASA: An Adaptive Space Allocation algorithm for cache management in multi-level cache hierarchy
    Ou, Li
    Sankar, Karthik
    He, Xubin Ben
    [J]. PROCEEDINGS OF THE THIRTY-EIGHTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2004, : 524 - 528
  • [4] Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-level Cache Hierarchies
    Nori, Anant Vithal
    Gaur, Jayesh
    Rai, Siddharth
    Subramoney, Sreenivas
    Wang, Hong
    [J]. 2018 ACM/IEEE 45TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2018, : 96 - 109
  • [5] Multi-Level Cache Vulnerability Estimation: The First Step to Protect Memory
    Ko, Yohan
    Lee, Kyoungwoo
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2016, : 1165 - 1170
  • [6] Multi-Level Web Cache Model Used in Data Grid Application
    CHEN Lei
    [J]. Wuhan University Journal of Natural Sciences, 2006, (05) : 1216 - 1221
  • [7] NVMain Extension for Multi-Level Cache Systems
    Khan, Asif Ali
    Hameed, Fazal
    Castrillon, Jeronimo
    [J]. PROCEEDINGS OF THE RAPIDO'18 WORKSHOP HIPEAC'18 CONFERENCE, 2015,
  • [8] Hybrid Multi-level Cache Management Policy
    Chikhale, Krupal
    Shrawankar, Urmila
    [J]. 2014 FOURTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT), 2014, : 1119 - 1123
  • [9] Web Ontology based Multi-level CACHE Simulator
    Aftab, Fakhra
    Ismail, Muhammad Ali
    [J]. PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND DIGITAL SYSTEMS (C-CODE), 2017, : 199 - 204
  • [10] Multi-level cache management of quantitative trading platform
    Lida, Zou
    Alterazi, Hassan A.
    Hdeib, Roaya
    [J]. APPLIED MATHEMATICS AND NONLINEAR SCIENCES, 2021, 6 (02) : 249 - 260