共 50 条
- [2] Comparison of Dual-Vt configurations of SRAM cell considering process-induced Vt variations 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3018 - 3021
- [4] Sizing of Dual-VT Gates for Sub-VT Circuits 2012 IEEE SUBTHRESHOLD MICROELECTRONICS CONFERENCE (SUBVT), 2012,
- [9] Why to use Dual-Vt, if Single-Vt serves the purpose better under Process Parameter Variations? 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 282 - 289