Automating processor customisation: Optimised memory access and resource sharing

被引：0

作者：

Dimond, Robert ^{[1
]}

Mencer, Oskar ^{[1
]}

Luk, Wayne ^{[1
]}

机构：

[1] Univ London Imperial Coll Sci & Technol, Dept Comp, 180 Queens Gate, London SW7 2RH, England

来源：

2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS | 2006年

基金：

英国工程与自然科学研究理事会;

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose a novel methodology to generate Application Specific Instruction Processors (ASIPs) including custom instructions. Our implementation balances performance and area requirements by making custom instructions reusable across similar pieces of code. In addition to arithmetic and logic operations, table look-ups within custom instructions reduce costly accesses to global memory. We present synthesis and cycle-accurate simulation results for six embedded benchmarks running on customised processors. Reusable custom instructions achieve an average 319% speedup with only 5% additional area. The maximum speedup of 501% for the Advanced Encryption Standard (AES) requires only 3.6% additional area.

引用

页码：204 / +

页数：2

共 50 条

[1] PROCESSOR FAILURE RECOVERY FOR A RESOURCE SHARING ALGORITHM
NEWMAN, IA
STALLARD, RP
WOODWARD, MC
[J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1986, 133 (02): : 79 - 86
[2] Discriminatory processor sharing with access rate limitations
Szekely, B.
Korosi, A.
Vamos, P.
Biro, J.
[J]. ANNALES MATHEMATICAE ET INFORMATICAE, 2012, 39 : 309 - 323
[3] RESOURCE AND RESOURCE SHARING IN INTELLIGENT INFORMATION ACCESS
Chen, Jiangping
[J]. KNOWLEDGE MANAGEMENT: COMPETENCIES AND PROFESSIONALISM, 2008, 7 : 343 - 354
[4] Memory Sharing Processor Array (MSPA) architecture
Li, DJ
Kunieda, H
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (12) : 2086 - 2096
[5] Programmable design for memory sharing processor array
Li, DJ
Kunieda, H
[J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2048 - 2051
[6] Memory Sharing Approach for TMR Softcore Processor
Ichinomiya, Yoshihiro
Tanoue, Shiro
Ishida, Tomoyuki
Amagasaki, Motoki
Kuga, Morihiro
Sueyoshi, Toshinori
[J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 268 - 274
[7] Stability of processor sharing networks with simultaneous resource requirements
Hansen, Jennie
Reynolds, Cian
Zachary, Stan
[J]. JOURNAL OF APPLIED PROBABILITY, 2007, 44 (03) : 636 - 651
[8] Quantifying resource sharing in working memory
Pougeon, Julie
Camos, Valerie
Belletier, Clement
Barrouillet, Pierre
[J]. PSYCHONOMIC BULLETIN & REVIEW, 2024,
[9] Resource Sharing Under Global Scheduling with Partial Processor Bandwidth
Afshar, Sara
Behnam, Moris
Bril, Reinder J.
Nolte, Thomas
[J]. 2015 10TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2015, : 195 - 206
[10] Multi-Resource Generalized Processor Sharing for Packet Processing
Wang, Wei
Liang, Ben
Li, Baochun
[J]. 2013 IEEE/ACM 21ST INTERNATIONAL SYMPOSIUM ON QUALITY OF SERVICE (IWQOS), 2013, : 147 - 156

← 1 2 3 4 5 →