High performance power spectrum analysis using a FPGA based reconfigurable computing platform

被引：0

作者：

Abhyankar, Yogindra ^{[1
]}

C, Sajish ^{[1
]}

Agarwal, Yogesh ^{[1
]}

Subrahmanya, C. R. ^{[2
]}

Prasad, Peeyush ^{[2
]}

机构：

[1] Ctr Dev Adv Comp, Hardware Technol Dev Grp, Pune 411007, Maharashtra, India

[2] Raman Res Inst, Dept Astron & Astrophys, Bangalore 560 080, Karnataka, India

来源：

RECONFIG 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGA'S | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Power-spectrum analysis is an important tool providing critical information about a signal. The range of applications includes communication-systems to DNA-sequencing. If there is interference present on a transmitted signal, it could be due to a natural cause or superimposed forcefully. In the later case, its early detection and analysis becomes important. In such situations having a small observation window, a quick look at power-spectrum can revel a great deal of information, including frequency and source of interference. In this paper, we present our design of a FPGA based reconfigurable platform for high performance power-spectrum analysis. This allows for the real-time data-acquisition and processing of samples of the incoming signal in a small time frame. The processing consists of computation of power, its average and peak, over a set of input values. This platform sustains simultaneous data streams on each of the four input channels.

引用

页码：328 / +

页数：2

共 50 条

[1] A Heterogeneous Platform with GPU and FPGA for Power Efficient High Performance Computing
Wu, Qiang
Ha, Yajun
Kumar, Akash
Luo, Shaobo
Li, Ang
Mohamed, Shihab
2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 220 - 223
[2] Design and implementation of dynamic and partial reconfigurable high-performance computing using FPGA
Zhang, Xingjun
Ding, Yanfei
Huang, Yiyuan
Dong, Xiaoshe
Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2010, 38 (SUPPL. 1): : 82 - 86
[3] Integrating FPGAs: A dynamically reconfigurable FPGA-based grid for High Performance Computing
Dondo Gazzano, Julio
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 1 - 4
[4] OpenACC to FPGA: A Framework for Directive-based High-Performance Reconfigurable Computing
Lee, Seyong
Kim, Jungwon
Vetter, Jeffrey S.
2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 544 - 554
[5] Analytical performance model for FPGA-based reconfigurable computing
Mehri, Hossein
Alizadeh, Bijan
MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (08) : 796 - 806
[6] Design of a Hybrid Multicore Platform for High Performance Reconfigurable Computing
Hussain, Waqar
Hoffmann, Henry
Ahonen, Tapani
Nurmi, Jari
2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2015,
[7] FPGA-based reconfigurable computing
Chang, J. Morris
Lo, C. Dan
MICROPROCESSORS AND MICROSYSTEMS, 2006, 30 (06) : 281 - 282
[8] Performance and Power of Cache-Based Reconfigurable Computing
Putnam, Andrew
Eggers, Susan
Bennett, Dave
Dellinger, Eric
Mason, Jett
Styles, Henry
Sundararajan, Prasanna
Wittig, Ralph
ISCA 2009: 36TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2009, : 395 - 405
[9] Low Power, Reconfigurable Computing Platform for Spacecraft
Conde, Guillermo
Donohoe, Gregory W.
Maheswaran, Siva
2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 149 - 154
[10] OpenCL-ready High Speed FPGA Network for Reconfigurable High Performance Computing
Kobayashi, Ryohei
Oobata, Yuma
Fujita, Norihisa
Yamaguchi, Yoshiki
Boku, Taisuke
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING IN ASIA-PACIFIC REGION (HPC ASIA 2018), 2018, : 192 - 201

← 1 2 3 4 5 →