Hardware-assisted fast routing

被引:20
|
作者
DeHon, A [1 ]
Huang, R [1 ]
Wawrzynek, J [1 ]
机构
[1] CALTECH, Pasadena, CA 91125 USA
关键词
D O I
10.1109/FPGA.2002.1106675
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To fully realize the benefits of partial and rapid reconfiguration of field-programmable devices, we often need to dynamically schedule computing tasks and generate instance specific configurations-new graphs which must be routed during program execution. Consequently, route time can be a significant overhead cost reducing the achievable net benefits of dynamic configuration generation. BY adding hardware to accelerate routing, we show that it is possible to compute routes in one thousandth the time of a traditional, software router and achieve routes that are within 5% of the state-of-the-art offline routing algorithms for a sample set of application netlists and within 25% for a set of difficult synthetic benchmarks. We further outline how strategic use of parallelism can allow the total route time to scale substantially less than linearly in graph size. We detail the source of the benefits in our approach and survey a range of options for hardware assistance that van, from a speedup of over 10x with modest hardware overhead to speedups in excess of 1000x.
引用
收藏
页码:205 / 215
页数:11
相关论文
共 50 条
  • [1] Hardware-assisted design for fast packet forwarding in parallel routers
    Tzeng, NF
    [J]. 2003 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, 2003, : 11 - 18
  • [2] HARDWARE-ASSISTED POLYGON ANTIALIASING
    BARKANS, AC
    [J]. IEEE COMPUTER GRAPHICS AND APPLICATIONS, 1991, 11 (01) : 80 - 88
  • [3] Hardware-Assisted Projected Tetrahedra
    Maximo, A.
    Marroquim, R.
    Farias, R.
    [J]. COMPUTER GRAPHICS FORUM, 2010, 29 (03) : 903 - 912
  • [4] HyperCheck: A Hardware-Assisted Integrity Monitor
    Zhang, Fengwei
    Wang, Jiang
    Sun, Kun
    Stavrou, Angelos
    [J]. IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2014, 11 (04) : 332 - 344
  • [5] Hardware-assisted rendering of CSG models
    Romeiro, Fabiano
    Velho, Luiz
    de Figueiredo, Luiz Henrique
    [J]. SIBGRAPI 2006: XIX BRAZILIAN SYMPOSIUM ON COMPUTER GRAPHICS AND IMAGE PROCESSING, PROCEEDINGS, 2006, : 139 - +
  • [6] Hardware-Assisted Characterization of NAS Benchmarks
    W.E. Cohen
    R.K. Gaede
    W.D. Garrett
    [J]. Cluster Computing, 2001, 4 (3) : 189 - 196
  • [7] PUFchain: Hardware-Assisted Scalable Blockchain
    Yanambaka, Venkata P.
    Mohanty, Saraju P.
    Kougianos, Elias
    Puthal, Deepak
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 324 - 325
  • [8] The integration of SystemC and hardware-assisted verification
    Ramaswamy, R
    Tessier, R
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 1007 - 1016
  • [9] Hardware-assisted computation of depth contours
    Krishnan, S
    Mustafa, NH
    Venkatasubramanian, S
    [J]. PROCEEDINGS OF THE THIRTEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 2002, : 558 - 567
  • [10] LibPreemptible: Enabling Fast, Adaptive, and Hardware-Assisted User-Space Scheduling
    Li, Yueying
    Lazarev, Nikita
    Koufaty, David
    Yin, Tenny
    Anderson, Andy
    Zhang, Zhiru
    Suh, G. Edward
    Kaffes, Kostis
    Delimitrou, Christina
    [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, HPCA 2024, 2024, : 922 - 936