A volume rendering crossbar and SRAM-based hardware

被引：0
|
作者：
Deyssenroth, M
de Boer, M
Gröpl, A
Hesser, J
Männer, R
机构：
来源：
VOLUME GRAPHICS | 2000年
关键词：
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页码：279 / +
页数：8
相关论文
共 50 条
  • [1] Modeling and Optimization of SRAM-based In-Memory Computing Hardware Design
    Saikia, Jyotishman
    Yin, Shihui
    Cherupally, Sai Kiran
    Zhang, Bo
    Meng, Jian
    Seok, Mingoo
    Seo, Jae-Sun
    [J]. PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 942 - 947
  • [2] A Unified Approach to Detect and Distinguish Hardware Trojans and Faults in SRAM-based FPGAs
    Ranjbar, Omid
    Bayat-Sarmadi, Siavash
    Pooyan, Fatemeh
    Asadi, Hossein
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (02): : 201 - 214
  • [3] A Unified Approach to Detect and Distinguish Hardware Trojans and Faults in SRAM-based FPGAs
    Omid Ranjbar
    Siavash Bayat-Sarmadi
    Fatemeh Pooyan
    Hossein Asadi
    [J]. Journal of Electronic Testing, 2019, 35 : 201 - 214
  • [4] HHC: Hierarchical Hardware Checkpointing to Accelerate Fault Recovery for SRAM-based FPGAs
    Yang, Enshan
    Huang, Keheng
    Hu, Yu
    Li, Xiaowei
    Gong, Jian
    Liu, Hongjin
    Liu, Bo
    [J]. PROCEEDINGS OF THE 2013 IEEE 19TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2013, : 193 - 198
  • [5] SRAM-Based PUF Readouts
    Vinagrero, Sergio
    Martin, Honorio
    de Bignicourt, Alice
    Vatajelu, Elena-Ioana
    Di Natale, Giorgio
    [J]. SCIENTIFIC DATA, 2023, 10 (01)
  • [6] An SRAM-based FPGA architecture
    Gould, S
    Worth, B
    Clinton, K
    Millham, E
    Keyser, F
    Palmer, R
    Hartman, S
    Zittritsch, T
    [J]. PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 243 - 246
  • [7] SRAM-Based PUF Readouts
    Sergio Vinagrero
    Honorio Martin
    Alice de Bignicourt
    Elena-Ioana Vatajelu
    Giorgio Di Natale
    [J]. Scientific Data, 10
  • [8] An SRAM-based novel hardware architecture for longest prefix matching for IP route lookup
    Sanchita Saha Ray
    Surajeet Ghosh
    Bhaskar Sardar
    [J]. Photonic Network Communications, 2016, 32 : 359 - 371
  • [9] An SRAM-based novel hardware architecture for longest prefix matching for IP route lookup
    Ray, Sanchita Saha
    Ghosh, Surajeet
    Sardar, Bhaskar
    [J]. PHOTONIC NETWORK COMMUNICATIONS, 2016, 32 (03) : 359 - 371
  • [10] Hardware Security for eXtended Merkle Signature Scheme Using SRAM-based PUFs and TRNGs
    Roman, Roberto
    Arjona, Rosario
    Arcenegui, Javier
    Baturone, Iluminada
    [J]. 2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 151 - 154
12345