共 50 条
- [1] Highly Parallel Implementation of Harris Corner Detector on CSX SIMD Architecture [J]. EURO-PAR 2010 PARALLEL PROCESSING WORKSHOPS, 2011, 6586 : 137 - 144
- [2] Fast implementation of dense stereo vision algorithms on a highly parallel SIMD architecture [J]. Journal of Real-Time Image Processing, 2013, 8 : 421 - 435
- [4] A parallel compensated Horner scheme for SIMD architecture [J]. 2023 IEEE 30TH SYMPOSIUM ON COMPUTER ARITHMETIC, ARITH 2023, 2023, : 131 - 138
- [5] A Parallel SIMD Implementation of Single Image Defogging [J]. 2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 167 - 168
- [6] MLP neural network implementation on a SIMD architecture [J]. NEURAL NETS, 2002, 2486 : 99 - 106
- [7] AN IMPLEMENTATION OF A TREE CODE ON A SIMD, PARALLEL COMPUTER [J]. ASTROPHYSICAL JOURNAL, 1994, 431 (02): : 904 - 904
- [8] AN IMPLEMENTATION OF A TREE CODE ON A SIMD, PARALLEL COMPUTER [J]. ASTROPHYSICAL JOURNAL SUPPLEMENT SERIES, 1994, 94 (01): : 117 - 125
- [9] Real-Time Parallel Implementation of SSD Stereo Vision Algorithm on CSX SIMD Architecture [J]. ADVANCES IN VISUAL COMPUTING, PT 1, PROCEEDINGS, 2009, 5875 : 808 - 818
- [10] A parallel camera image signal processor for SIMD architecture [J]. EURASIP Journal on Image and Video Processing, 2016