The temporal logic of rewriting: A gentle introduction

被引:0
|
作者
Meseguer, Jose [1 ]
机构
[1] Univ Illinois, Urbana, IL 61801 USA
来源
CONCURRENCY, GRAPHS AND MODELS: ESSAYS DEDICATED TO UGO MONTANARI ON THE OCCASION OF HIS 65TH BIRTHDAY | 2008年 / 5065卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents the temporal logic of rewriting TLR*. Syntactically, TLR* is a very simple extension of CTL* which just adds action atoms, in the form of spatial action patterns, to CTL*. Semantically and pragmatically, however, when used together with rewriting logic as a "tandem" of system specification and property specification logics, it has substantially more expressive power than purely state-based logics like CTL*, or purely action-based logics like A-CTL*. Furthermore, it avoids the system/property mismatch problem experienced in state-based or action-based logics, which makes many useful properties inexpressible in those frameworks without unnatural changes to a system's specification. The advantages in expresiveness of TLR* are gained without losing the ability to use existing tools and algorithms to model check its properties: a faithful translation of models and formulas is given that allows verifying TLR* properties with CTL* model checkers.
引用
收藏
页码:354 / 382
页数:29
相关论文
共 50 条
  • [1] A Rewriting-Based Model Checker for the Linear Temporal Logic of Rewriting
    Bae, Kyungmin
    Meseguer, Jose
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2012, 290 : 19 - 36
  • [2] The Linear Temporal Logic of Rewriting Maude Model Checker
    Bae, Kyungmin
    Meseguer, Jose
    REWRITING LOGIC AND ITS APPLICATIONS, 2010, 6381 : 208 - 225
  • [3] An efficient model checker based on the axiomatization of propositional temporal logic in rewriting logic
    1600, Emirates Telecommunications Corporation (ETISALAT); Etisalat College of Engineering (ECE); IEEE Circuits and Systems Society (CAS); Institute of Electrical and Electronics Engineers (IEEE); University of Sharjah (UOS) (Institute of Electrical and Electronics Engineers Inc., United States):
  • [4] An efficient model checker based on the axiomatization of propositional temporal logic in rewriting logic
    Rebaiaia, ML
    Jaam, JM
    Hasnah, AM
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 866 - 869
  • [5] Improving symbolic model checking by rewriting temporal logic formulae
    Déharbe, D
    Moreira, AM
    Ringeissen, C
    REWRITING TECHNIQUES AND APPLICATIONS, 2002, 2378 : 207 - 221
  • [6] A verification logic for rewriting logic
    Martí-Oliet, N
    Pita, I
    Fiadeiro, JL
    Meseguer, J
    Maibaum, T
    JOURNAL OF LOGIC AND COMPUTATION, 2005, 15 (03) : 317 - 352
  • [7] Comparing logics for rewriting: rewriting logic, action calculi and tile logic
    Gadducci, F
    Montanari, U
    THEORETICAL COMPUTER SCIENCE, 2002, 285 (02) : 319 - 358
  • [8] Model checking linear temporal logic of rewriting formulas under localized fairness
    Bae, Kyungmin
    Meseguer, Jose
    SCIENCE OF COMPUTER PROGRAMMING, 2015, 99 : 193 - 234
  • [9] Mapping tile logic into rewriting logic
    Meseguer, J
    Montanari, U
    RECENT TRENDS IN ALGEBRAIC DEVELOPMENT TECHNIQUES, 1998, 1376 : 62 - 91
  • [10] Term rewriting and Hoare logic - Coded rewriting
    Sun, Y
    INFORMATION PROCESSING LETTERS, 1996, 60 (05) : 237 - 242