A high performance dynamic memory management scheme

被引：0
|
作者：
Zhang, HF [1 ]
Li, FM [1 ]
机构：
[1] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan 411201, Peoples R China
来源：
DCABES 2004, PROCEEDINGS, VOLS, 1 AND 2 | 2004年
关键词：
dynamic memory management; CACHE; address-ordered; first fit;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Dynamic Memory Management takes an important count in most programs. Compared with other DMMs, first fit DMM using address-ordered linear list data structure is the most researched and applied, since it tends to enhance program locality, and causes significantly less fragmentation. In this paper, an efficient scheme suitable for this kind of DMM is proposed which can evidently improve the DMM efficiency, especial memory-releasing efficiency, by caching recently freed blocks. This improvement is testified by theoretical analysis and evaluation result.
引用
收藏
页码：247 / 250
页数：4
相关论文
共 50 条
  • [1] A Memory Management Scheme for Enhancing Performance of Applications on Android
    Vimal, Kumar
    Trivedi, Aditya
    [J]. PROCEEDINGS OF THE 2015 IEEE RECENT ADVANCES IN INTELLIGENT COMPUTATIONAL SYSTEMS (RAICS), 2015, : 162 - 166
  • [2] GPUdmm: A High-Performance and Memory-Oblivious GPU Architecture Using Dynamic Memory Management
    Kim, Youngsok
    Lee, Jaewon
    Jo, Jae-Eon
    Kim, Jangwoo
    [J]. 2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 546 - 557
  • [3] Hi-DMM: High-Performance Dynamic Memory Management in High-Level Synthesis
    Liang, Tingyuan
    Zhao, Jieru
    Feng, Liang
    Sinha, Sharad
    Zhang, Wei
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (11) : 2555 - 2566
  • [4] The implementation of a dynamic management scheme for guaranteed-performance connections
    Parris, C
    Ferrari, D
    [J]. COMPUTER COMMUNICATIONS, 1998, 21 (01) : 1 - 23
  • [5] Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis
    Le Gal, Bertrand
    Casseau, Emmanuel
    Huet, Sylvain
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (11) : 1454 - 1464
  • [6] Coefficient memory addressing scheme for high performance FFT processors
    Hasan, M
    Arslan, T
    [J]. ELECTRONICS LETTERS, 2001, 37 (22) : 1322 - 1324
  • [7] Performance analysis and hardware implementation of a nearly optimal buffer management scheme for high-performance shared-memory switches
    Zheng, Ling
    Pan, Weitao
    Li, Yinghua
    Gao, Ya
    [J]. INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2020, 33 (08)
  • [8] A DYNAMIC BANDWITH MANAGEMENT SCHEME FOR HIGH-SPEED NETWORKS
    Yang, Jui-Pin
    Zhuang, Yi-Chang
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2016, 12 (01): : 67 - 76
  • [9] Dynamic High Performance Service Resources Management
    Liu, Jonathan
    Dai, Wei
    [J]. 2013 16TH INTERNATIONAL CONFERENCE ON NETWORK-BASED INFORMATION SYSTEMS (NBIS 2013), 2013, : 571 - 576
  • [10] A high-performance calculation scheme for stochastic dynamic problems
    Huang, Dongwei
    Wu, Feng
    Zhang, Sheng
    Chen, Biaosong
    Zhang, Hongwu
    [J]. MECHANICAL SYSTEMS AND SIGNAL PROCESSING, 2023, 189
12345