FPGA-BASED MATCH FILTER IMPLEMENTATION IN FREQUENCY DOMAIN USING AN OVERLAP-ADD METHOD

被引：0

作者：

Orduyilmaz, Adnan ^{[1
]}

Kara, Gokhan ^{[1
]}

Serin, Mahmut ^{[1
]}

Yildirim, Alper ^{[1
]}

Efe, Murat ^{[2
]}

机构：

[1] TUBITAK BILGEM ILTAREN, Ankara, Turkey

[2] Ankara Univ, Elekt & Elekt Muhendisligi Bolumu, TR-06100 Ankara, Turkey

来源：

2014 22ND SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU) | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this research, a real time matched filter is implemented on FPGA using an overlap-add method. The matched filter that increases the signal-to-noise ratio (SNR) for pulse compression and low probability intercept (LPI) radars is implemented in digital domain. This design is implemented on Xilinx Virtex-5 based processing board that samples in intermediate frequency (2.5 GHz). In the overlap-add method, we propose to design the matched filter by using two parallel FFT cores. Furthermore, the matched filter results are presented for different intra-pulse modulations.

引用

页码：1279 / 1282

页数：4

共 50 条

[1] Efficient FPGA-Based Architecture of the Overlap-Add Method for Short-Time Fourier Analysis/Synthesis
Bahoura, Mohammed
[J]. ELECTRONICS, 2019, 8 (12)
[2] Optimum Low Complex Tree Structured Filter Banks Using Overlap-Add Method
Thomas, Sijo
Darsana, P.
[J]. IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGICAL TRENDS IN COMPUTING, COMMUNICATIONS AND ELECTRICAL ENGINEERING (ICETT), 2016,
[3] Efficient Real-time Implementation of a Channelizer Filter with a Weighted Overlap-Add Approach
Frey, Felix
Elschner, Robert
Kottke, Christoph
Schubert, Colja
Fischer, Johannes K.
[J]. 2014 EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION (ECOC), 2014,
[4] An Implementation of Reconfigurable Match Table for FPGA-Based Programmable Switches
Song, Xiaoyong
Guo, Zhichuan
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024,
[5] A Modular FPGA-based Implementation of the Unscented Kalman Filter
Soh, Jeremy
Wu, Xiaofeng
[J]. 2014 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2014, : 127 - 134
[6] An FPGA-Based Implementation of Variable Fractional Delay Filter
Nithirochananont, Ussanai
Chivapreecha, Sorawat
Dejhan, Kobchai
[J]. CSPA: 2009 5TH INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, PROCEEDINGS, 2009, : 104 - 107
[7] FPGA-based implementation of steerable parametric loudspeaker using fractional delay filter
Wu, Shuaibing
Wu, Ming
Huang, Chenxi
Yang, Jun
[J]. APPLIED ACOUSTICS, 2012, 73 (12) : 1271 - 1281
[8] A comparison between overlap-save and weighted overlap-add filter banks for multi-channel Wiener filter based noise reduction
Ruiz, Santiago
Dietzen, Thomas
van Waterschoot, Toon
Moonen, Marc
[J]. 29TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO 2021), 2021, : 336 - 340
[9] Design and Implementation of FPGA-Based Digital Frequency Meter
Huang Rui
[J]. PROCEEDINGS OF THE 2016 6TH INTERNATIONAL CONFERENCE ON MACHINERY, MATERIALS, ENVIRONMENT, BIOTECHNOLOGY AND COMPUTER (MMEBC), 2016, 88 : 354 - 357
[10] High-performance FPGA-based implementation of Kalman filter
Lee, CR
Salcic, Z
[J]. MICROPROCESSORS AND MICROSYSTEMS, 1997, 21 (04) : 257 - 265

← 1 2 3 4 5 →