Thermal-aware IR drop analysis in large power grid

被引:15
|
作者
Zhong, Yu [1 ]
Wong, Martin D. E. [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
关键词
D O I
10.1109/ISQED.2008.57
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to the positive feedback loop between power grid Joule heating and the linear temperature dependence of resistivity, non-uniform temperature profiles on the power grid in high-performance IC influence the IR drop in the power grid. Lack of accurate evaluation of thermal effect on the IR drop in the power grid may lead to over-design; or worse, underestimates the IR drop due to increased local temperature. This paper presents a method to compute the temperature-dependent IR drop on the power grid extremely fast. We propose a novel thermal model and a mathematical formulation to compute the temperature profiles on the power grid efficiently. Compared to the traditional thermal lumped model, which gives a much larger thermal network than the original power grid (20 times more nodes), our model takes advantage of power grid properties, and reduces the size of the thermal equivalent network dramatically (only 13% of the size of the power grid). Iterative methods [16] are used to efficiently update the IR drops based on the new temperature profile. Experimental results show that without considering temperature impact, the worst IR drop analysis can have error up to 10%.
引用
收藏
页码:194 / 199
页数:6
相关论文
共 50 条
  • [1] Thermal-aware Power Network Design for IR Drop Reduction in 3D ICs
    Li, Zuowei
    Ma, Yuchun
    Zhou, Qiang
    Cai, Yici
    Wang, Yu
    Huang, Tingting
    Xie, Yuan
    [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 47 - 52
  • [2] Fast algorithms for IR drop an analysis in large power grid
    Zhong, Y
    Wong, MDF
    [J]. ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 351 - 357
  • [3] IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs
    Kumar, Akhilesh
    Anis, Mohab
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (07) : 1181 - 1191
  • [4] Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs
    Li, Zuowei
    Ma, Yuchun
    Zhou, Qiang
    Cai, Yici
    Xie, Yuan
    Huang, Tingting
    [J]. INTEGRATION-THE VLSI JOURNAL, 2013, 46 (01) : 1 - 9
  • [5] Thermal-aware DC IR-drop co-analysis using non-conformal domain decomposition methods
    Shao, Yang
    Peng, Zhen
    Lee, Jin-Fa
    [J]. PROCEEDINGS OF THE ROYAL SOCIETY A-MATHEMATICAL PHYSICAL AND ENGINEERING SCIENCES, 2012, 468 (2142): : 1652 - 1675
  • [6] Thermal-Aware Data Flow Analysis
    Ayala, Jose L.
    Atienza, David
    Brisk, Philip
    [J]. DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 613 - +
  • [7] Enabling Power Density and Thermal-Aware Floorplanning
    Ardestani, Ehsan K.
    Ziabari, Amirkoushyar
    Shakouri, Ali
    Renau, Jose
    [J]. 2012 28TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2012, : 302 - 307
  • [8] Fast Block-Iterative Domain Decomposition Algorithm for IR Drop Analysis in Large Power Grid
    Zhong, Yu
    Wong, Martin D. F.
    [J]. PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 277 - 283
  • [9] Thermal-Aware Power Budgeting for Dark Silicon Chips
    Pagani, Santiago
    Chen, Jian-Jia
    Shafique, Muhammad
    Henkel, Joerg
    [J]. 2015 SIXTH INTERNATIONAL GREEN COMPUTING CONFERENCE AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2015,
  • [10] Power- and Thermal-aware Testing of VLSI Circuits and Systems
    Chattopadhyay, Santanu
    [J]. 2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,