ENSEMBLE: A communication layer for embedded multi-processor systems

被引：0

作者：

Cadot, S ^{[1
]}

Kuijlman, F ^{[1
]}

Langendoen, K ^{[1
]}

van Reeuwijk, K ^{[1
]}

Sips, H ^{[1
]}

机构：

[1] Delft Univ Technol, Fac Informat Technol & Syst, Delft, Netherlands

来源：

ACM SIGPLAN NOTICES | 2001年 / 36卷 / 08期

关键词：

D O I：

10.1145/384196.384207

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

The ENSEMBLE communication library exploits overlapping of message aggregation (computation) and DMA transfers (communication) for embedded multi-processor systems. In contrast to traditional communication libraries, ENSEMBLE operates on n-dimensional data descriptors that can be used to specify often-occurring data access patterns in n-dimensional arrays. This allows ENSEMBLE to setup a three-stage pack-transfer-unpack pipeline, effectively overlapping message aggregation and DMA transfers. ENSEMBLE is used to support Spar/Java, a Java-based language with SPMD annotations. Measurements on a TriMedia-based multi-processor system show that ENSEMBLE increases performance up to 39% for peer-to-peer communication, and up to 34% for all-to-all communication.

引用

页码：56 / 63

页数：8

共 50 条

[1] COMMUNICATION COMPLEXITY OF MULTI-PROCESSOR SYSTEMS
FLEISCHER, R
[J]. INFORMATION PROCESSING LETTERS, 1989, 30 (02) : 57 - 65
[2] MULTI-PROCESSOR SYSTEMS
HUGHES, P
DOONE, T
[J]. MICROELECTRONICS AND RELIABILITY, 1977, 16 (04): : 281 - 293
[3] Configurable multi-processor platforms for next generation embedded systems
Goodwin, David
Rowen, Chris
Martin, Grant
[J]. PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 744 - +
[4] An efficient protocol with synchronization accelerator for multi-processor embedded systems
Yu, Jiyang
Liu, Peng
Wang, Weidong
Huang, Chunming
Yang, Jie
Jiang, Yingtao
Yao, Qingdong
[J]. PARALLEL COMPUTING, 2013, 39 (09) : 461 - 474
[5] Connection by communication paradigm for dynamically reconfigurable multi-processor systems
Tudruj, M
[J]. INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING - PARELEC 2000, PROCEEDINGS, 2000, : 74 - 78
[6] Design of heterogeneous multi-processor embedded systems: Applying functional pipelining
Karkowski, I
Corporaal, H
[J]. 1997 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 1997, : 156 - 165
[7] An adaptive scheduler for embedded multi-processor real-time systems
Lee, Liang-Teh
Tseng, Chia-Ying
Hsu, Shieh-Jie
[J]. TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 331 - 336
[8] Embedded multi-processor OS and intelligent agent
Tu, QL
Zhang, G
Xie, KM
[J]. ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 2025 - 2028
[9] Embedded multi-processor OS and intelligent agent mechanism
Guo, HB
Xie, KM
Zhang, G
[J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 2, 2005, : 120 - 123
[10] Dynamically reconfigurable heterogeneous multi-processor systems with transputer-controlled communication
Tudruj, M
[J]. JOURNAL OF SYSTEMS ARCHITECTURE, 1997, 43 (1-5) : 27 - 32

← 1 2 3 4 5 →