共 50 条
- [1] High-Throughput Binary Arithmetic Encoder Architecture for CABAC in H.265/HEVC [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1416 - 1418
- [2] Efficient Binary Arithmetic Encoder for HEVC with Multiple Bypass Bin Processing [J]. PROCEEDINGS OF 2017 7TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, DESIGN, AND VERIFICATION (ICDV), 2017, : 76 - 81
- [3] Novel Multiple Bypass Bins Scheme for Low-power UHD Video Processing HEVC Binary Arithmetic Encoder Architecture [J]. 2017 30TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2017): CHOP ON SANDS, 2017, : 47 - 52
- [4] Design of a High-Throughput CABAC Encoder [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (04): : 681 - 688
- [5] High-throughput CABAC codec architecture for HEVC [J]. ELECTRONICS LETTERS, 2013, 49 (18) : 1145 - 1146
- [6] Area Efficient and High Throughput CABAC Encoder Architecture for HEVC [J]. 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 572 - 575
- [7] Design and test of a high-throughput CABAC encoder [J]. TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 1077 - 1080
- [8] Multiple Bypass Bins FPGA Implementation of H.256 CABAC Encoder [J]. PROCEEDINGS OF THE 2018 INTERNATIONAL CONFERENCE ON APPLIED SMART SYSTEMS (ICASS), 2018,
- [10] SYNTAX ELEMENT PARTITIONING FOR HIGH-THROUGHPUT HEVC CABAC DECODING [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2017, : 1308 - 1312