High-Throughput Binary Arithmetic Encoder using Multiple-Bypass Bins Processing for HEVC CABAC

被引:13
|
作者
Livi Ramos, Fabio Luis [1 ,3 ]
Zatt, Bruno [2 ]
Porto, Marcelo [2 ]
Bampi, Sergio [1 ]
机构
[1] UFRGS Fed Univ Rio Grande Sul, PPGC, Porto Alegre, RS, Brazil
[2] UFPel Fed Univ Pelotas, Pelotas, RS, Brazil
[3] Unipampa Fed Univ Pampa, Bage, RS, Brazil
关键词
HEVC; CABAC; BAE; Bypass bins processing;
D O I
10.1109/ISCAS.2018.8350885
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The advance of massive video processing applications, devices and resolutions has led to new challenges in video encoding. The HEVC (High Efficiency Video Coding) standard emerges as one alternative in order to address the new video processing requirements. The HEVC allows only one type of entropy encoding algorithm, which is the CABAC (Context-Adaptive Binary Arithmetic Coding). The compression gains achieved by CABAC algorithm come at the cost of increasing complexity for implementation, due to intense data dependencies. The BAE (Binary Arithmetic Encoder) is the CABAC critical sub-block, in which the main part of the algorithm is executed. The present work proposes an 8-stage pipeline BAE architectural solution, named MB-BAE, with the addition of multiple-bypass bins processing, in order to increase throughput without compromising the critical path of the architecture. As a result, an average of 4.94 bins/cycle and around 2.6-Gbin/s of throughput are achieved in our BAE. This is the highest throughput found among related works in the literature, and being able to process 8K UHD videos with the lowest frequency when compared to the same related works.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] High-Throughput Binary Arithmetic Encoder Architecture for CABAC in H.265/HEVC
    Chen, Cheng
    Liu, Kaili
    Chen, Song
    [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1416 - 1418
  • [2] Efficient Binary Arithmetic Encoder for HEVC with Multiple Bypass Bin Processing
    Quang-Linh Nguyen
    Dinh-Lam Tran
    Duy-Hieu Bui
    Duc-Tho Mai
    Xuan-Tu Tran
    [J]. PROCEEDINGS OF 2017 7TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, DESIGN, AND VERIFICATION (ICDV), 2017, : 76 - 81
  • [3] Novel Multiple Bypass Bins Scheme for Low-power UHD Video Processing HEVC Binary Arithmetic Encoder Architecture
    Livi Ramos, Fabio Luis
    Zatt, Bruno
    Porto, Marcelo Schiavon
    Bampi, Sergio
    [J]. 2017 30TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2017): CHOP ON SANDS, 2017, : 47 - 52
  • [4] Design of a High-Throughput CABAC Encoder
    Lo, Chia-Cheng
    Zeng, Ying-Jhong
    Shieh, Ming-Der
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (04): : 681 - 688
  • [5] High-throughput CABAC codec architecture for HEVC
    Choi, Yongseok
    Choi, Jongbum
    [J]. ELECTRONICS LETTERS, 2013, 49 (18) : 1145 - 1146
  • [6] Area Efficient and High Throughput CABAC Encoder Architecture for HEVC
    Vizzotto, Bruno
    Mazui, Volnei
    Bampi, Sergio
    [J]. 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 572 - 575
  • [7] Design and test of a high-throughput CABAC encoder
    Lo, Chia-Cheng
    Zeng, Ying-Jhong
    Shieh, Ming-Der
    [J]. TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 1077 - 1080
  • [8] Multiple Bypass Bins FPGA Implementation of H.256 CABAC Encoder
    Wahiba, M.
    Abdellah, S.
    Aichouche, B.
    Azzaz, M. S.
    [J]. PROCEEDINGS OF THE 2018 INTERNATIONAL CONFERENCE ON APPLIED SMART SYSTEMS (ICASS), 2018,
  • [9] A High-Throughput Binary Arithmetic Coding Architecture for H.264/AVC CABAC
    Liu, Yizhong
    Song, Tian
    Shimamoto, Takashi
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (09) : 1594 - 1604
  • [10] SYNTAX ELEMENT PARTITIONING FOR HIGH-THROUGHPUT HEVC CABAC DECODING
    Habermann, Philipp
    Chi, Chi Ching
    Alvarez-Mesa, Mauricio
    Juurlink, Ben
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2017, : 1308 - 1312