Real-time architecture for neural network applications

被引：0

作者：

Crespo, A ^{[1
]}

Hassan, H ^{[1
]}

Andreu, G ^{[1
]}

Simo, J ^{[1
]}

机构：

[1] Univ Politecn Valencia, Dept Ingn Sistemas Comp & Automat, E-46071 Valencia, Spain

来源：

REAL TIME PROGRAMMING 1997: (WRTP 97) | 1998年

关键词：

neural networks; real-time systems; scheduling; AI techniques;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper an application of neural networks to a recognition process of deformable objects under real time constraints is presented. The toroidal self-organising feature map presents some properties that can be used to produce different version in size and recognition rate (quality) that will be select by a scheduler depending on the available time and the new quality expected. This work has been developed and validated in a chicken manipulation line. Two different second level strategies for quality enhancement have been tested and compared.

引用

页码：23 / 28

页数：6

共 50 条

[1] Efficient Nonlinear Autoregressive Neural Network Architecture for Real-Time Biomedical Applications
Olney, Brooks
Mahmud, Shakil
Karam, Robert
[J]. 2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 411 - 414
[2] RealNet:: a neural network architecture for real-time systems scheduling
Domínguez, E
Jerez, J
Llopis, L
Morante, A
[J]. NEURAL COMPUTING & APPLICATIONS, 2004, 13 (04): : 281 - 287
[3] RealNet: a neural network architecture for real-time systems scheduling
E. Domínguez
J. Jerez
L. Llopis
A. Morante
[J]. Neural Computing & Applications, 2004, 13 : 281 - 287
[4] Real-time Sign Language Recognition based on Neural Network Architecture
Mekala, Priyanka
Gao, Ying
Fan, Jeffrey
Davari, Asad
[J]. PROCEEDINGS SSST 2011: 43RD IEEE SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2011, : 195 - 199
[5] Design of a pipelined hardware architecture for real-time neural network computations
Ayala, JL
Lomeña, AG
López-Vallejo, M
Fernández, A
[J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 419 - 422
[6] Architecture of a Fully Pipelined Real-Time Cellular Neural Network Emulator
Yildiz, Nerhun
Cesur, Evren
Kayaer, Kamer
Tavsanoglu, Vedat
Alpay, Murathan
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (01) : 130 - 138
[7] A Novel 1-D Convolution Neural Network With SVM Architecture for Real-Time Detection Applications
Lekha, S.
Suchetha, M.
[J]. IEEE SENSORS JOURNAL, 2018, 18 (02) : 724 - 731
[8] Software architecture for real-time applications
Locke, CD
[J]. THIRD INTERNATIONAL WORKSHOP ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 1996, : 236 - 236
[9] A neural network CMOS circuit implementation for real-time halftoning applications
Sadowski, Robert W.
Ballmann, Michael C.
Shoop, Barry L.
[J]. IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 614 - +
[10] REAL-TIME APPLICATIONS OF NEURAL NETS
SPENCER, JE
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (05) : 1485 - 1489

← 1 2 3 4 5 →