Timing analysis of block replacement algorithms on disk caches

被引:0
|
作者
Rajamoni, R [1 ]
Bhagavathula, R [1 ]
Pendse, R [1 ]
机构
[1] Wichita State Univ, Dept Elect Engn, Wichita, KS 67220 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cache memories are used to reduce the memory latency in systems. While instruction references of a CPU exhibit high temporal and spatial locality, disk references exhibit very minimal temporal and spatial locality. Owing to the fact that most of the block replacement algorithms exploit the available locality to improve cache performance, they are more effective with CPU instruction caches than with disk caches. This paper presents the results of an investigation of cache write policies and the impact of the Least Recently Used (LRU) and the Segmented LRU (SLRU) block replacement algorithms on the performance of disk caches. To obtain optimal performance at all workloads and cache sizes, an adaptive write caching policy is introduced. The adaptive write caching policy does a dynamic selection of the write policy at run time. Simulations reveal that when the cache size is less than 2 MB, caches employing adaptive write caching policy are 17% faster over caches employing write-back policy. For cache sizes of 16 MB and above the performance improvement is 9%. The performance improvement of caches employing adaptive write caching policy over caches employing write-through policy is 2.65% for cache sizes of 2MB and is 27% for cache sizes of 16MB and above. The adaptive write caching policy yields optimum performance for many of the disk workloads and disk cache sizes.
引用
收藏
页码:408 / 411
页数:4
相关论文
共 50 条
  • [1] A fuzzy block replacement algorithm for disk caches
    Pendse, R
    Walterscheidt, U
    Kua, SC
    [J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 995 - 998
  • [2] Destage algorithms for disk arrays with nonvolatile caches
    Varma, A
    Jacobson, Q
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (02) : 228 - 235
  • [3] Timing Analysis for Instruction Caches
    Frank Mueller
    [J]. Real-Time Systems, 2000, 18 : 217 - 247
  • [4] Timing analysis for instruction caches
    Mueller, F
    [J]. REAL-TIME SYSTEMS, 2000, 18 (2-3) : 217 - 247
  • [5] Timing analysis for data caches and set-associative caches
    White, RT
    Mueller, F
    Healy, CA
    Whalley, DB
    Harmon, MG
    [J]. THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1997, : 192 - 202
  • [6] Improved adaptive replacement algorithm for disk caches in HSM systems
    Hahn, U
    Dilling, W
    Kaletta, D
    [J]. INFORMATION-BASED ACCESS TO STORAGE: THE FOUNDATION OF INFORMATION SYSTEMS, PROCEEDINGS, 1999, : 128 - 140
  • [7] DISK CACHES
    ROBERTS, J
    [J]. ELECTRONIC LIBRARY, 1990, 8 (02): : 110 - 112
  • [8] Static probabilistic timing analysis for real-time systems using random replacement caches
    Altmeyer, Sebastian
    Cucu-Grosjean, Liliana
    Davis, Robert I.
    [J]. REAL-TIME SYSTEMS, 2015, 51 (01) : 77 - 123
  • [9] Static probabilistic timing analysis for real-time systems using random replacement caches
    Sebastian Altmeyer
    Liliana Cucu-Grosjean
    Robert I. Davis
    [J]. Real-Time Systems, 2015, 51 : 77 - 123
  • [10] Replacement Techniques for Improving Performance in Sub-Block Caches
    Olorode, Oluleye
    Nourani, Mehrdad
    [J]. CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 1853 - 1857