Modeling cell departure for shared buffer ATM switch

被引:0
|
作者
Fong, S [1 ]
Singh, S [1 ]
机构
[1] La Trobe Univ, Sch Comp Sci & Comp Engn, Melbourne, Vic, Australia
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The framework of the performance analysis for a buffered Asynchronous Transfer Mode (ATM) switch usually consists of modeling the input traffic arrivals, the switching mechanism, and the cell departure process. The overall accuracy of the performance results relies on how accurately the cell departure process, especially for shared buffer switch is modelled. Unlike output buffer switches where there are at most one cell that can leave, multiple cells may depart from the shared buffer for shared buffer switches. Modeling the cell departure process is hence more complex for shared buffer switches. It is of practical interest and is challenging to find the appropriate probabilistic model to describe the cell departure process for shared buffer switches. This paper compares and verifies the accuracy of three models, including a new one called "Urn Model" proposed by us. These models are put under test in a performance evaluation of a shared buffer ATM switch, by using a discrete-time Markov chain. The numerical results are compared to the simulation, and they show that the Urn Model is a good compromise between accuracy and efficiency. This finding is significant because it helps speeding up running an analytical model of a large network in the other researches while providing satisfactory accuracy.
引用
收藏
页码:1824 / 1828
页数:5
相关论文
共 50 条
  • [1] Performance analysis of shared buffer ATM switch with different cell departure models
    Fong, S
    Singh, S
    [J]. 1998 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1997, : 386 - 392
  • [2] Performance analysis of shared buffer ATM switches with different cell departure models
    Fong, S
    Singh, S
    [J]. INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 1998, 11 (04) : 265 - 274
  • [3] An output-shared buffer ATM switch
    Li, J
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 147 - 148
  • [4] SHARED BUFFER MEMORY SWITCH FOR AN ATM EXCHANGE
    ENDO, N
    KOZAKI, T
    OHUCHI, T
    KUWAHARA, H
    GOHARA, S
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (01) : 237 - 245
  • [5] A SHARED BUFFER MEMORY SWITCH FOR AN ATM EXCHANGE
    KUWAHARA, H
    ENDO, N
    OGINO, M
    KOZAKI, T
    SAKURAI, Y
    GOHARA, S
    [J]. WORLD PROSPERITY THROUGH COMMUNICATIONS, VOLS 1-3: CONFERENCE RECORD, 1989, : 118 - 122
  • [7] Performance study of buffer control schemes and cell discard mechanisms in a shared buffer ATM switch
    Dou, C
    Sheu, JS
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 1998, E81B (05) : 899 - 909
  • [8] FPGA implementation of a scalable shared buffer ATM switch
    Shim, JW
    Jeong, GJ
    Lee, MK
    Ahn, SH
    [J]. ICAATM'98: 1998 1ST IEEE INTERNATIONAL CONFERENCE ON ATM, 1998, : 247 - 251
  • [9] SHARED BUFFER ATM SWITCH WITH DOUBLY LINKED LISTS
    LIN, YF
    SHUNG, CB
    [J]. INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 1995, 8 (04) : 253 - 265
  • [10] DIMENSIONING OF AN ATM SWITCH WITH SHARED BUFFER AND THRESHOLD PRIORITY
    MEYER, JF
    MONTAGNA, S
    PAGLINO, R
    [J]. COMPUTER NETWORKS AND ISDN SYSTEMS, 1993, 26 (01): : 95 - 108