Genetic Algorithm for Self-Test Path and Circular Self-Test Path Design

被引:1
|
作者
Chodacki, Miloslaw [1 ]
机构
[1] Silesian Univ Katowice, Inst Comp Sci, Katowice, Poland
关键词
D O I
10.1007/978-3-319-54430-4_39
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The article presents the use of Genetic Algorithm to search for non-linear Autonomous Test Structures (ATS) in Built-In Testing approach. Such structures can include essentially STP and CSTP and their modifications. Nonlinear structures are more difficult to analyze than the widely used structures like independent Test Pattern Generator and the Test Response Compactor realized by Linear Feedback Shift Register. To reduce time-consuming test simulation of sequential circuit it was used an approach based on the stochastic model of pseudo-random testing. The use of stochastic model significantly affects the time effectiveness of the search for evolutionary autonomous structures. In test simulation procedure the block of sequential circuit memory is not disconnected. This approach does not require a special selection of memory registers like BILBOs. A series of studies to test circuits set ISCAS'89 are made. The results of the study are very promising.
引用
收藏
页码:403 / 412
页数:10
相关论文
共 50 条
  • [1] Circular self-test path for FSMs
    Corno, F
    Prinetto, P
    Reorda, MS
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (04): : 50 - 60
  • [2] ESTIMATING TESTING EFFECTIVENESS OF THE CIRCULAR SELF-TEST PATH TECHNIQUE
    PILARSKI, S
    KRASNIEWSKI, A
    KAMEDA, T
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (10) : 1301 - 1316
  • [3] CIRCULAR SELF-TEST PATH - A LOW-COST BIST TECHNIQUE FOR VLSI CIRCUITS
    KRASNIEWSKI, A
    PILARSKI, S
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (01) : 46 - 55
  • [4] Self-Test Library Generation for In-Field Test of Path Delay Faults
    Anghel, Lorena
    Cantoro, Riccardo
    Masante, Riccardo
    Portolan, Michele
    Sartoni, Sandro
    Reorda, Matteo Sonza
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 4246 - 4259
  • [5] THE CHALLENGES OF SELF-TEST
    SCHNEIDER, B
    BENNETTS, B
    COURTOIS, B
    MAUNDER, C
    MUCHA, J
    POOL, F
    ROBINSON, G
    WILLIAMS, T
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (01): : 46 - 54
  • [6] Self-Test and Self-Aware
    Davidson, Scott
    [J]. IEEE DESIGN & TEST, 2018, 35 (05) : 80 - 80
  • [7] CHIP SELF-TEST IS THE PROBLEM
    LYMAN, J
    [J]. ELECTRONICS, 1983, 56 (20): : 106 - &
  • [8] SINUS RADIOGRAPHY SELF-TEST
    HARNER, SG
    [J]. POSTGRADUATE MEDICINE, 1981, 70 (05) : 118 - 120
  • [9] ANATOMY SELF-TEST - THE KIDNEYS
    VANMETER, M
    [J]. RN MAGAZINE, 1983, 46 (07): : 55 - 56
  • [10] Built-in self-test
    Zorian, Y
    [J]. MICROELECTRONIC ENGINEERING, 1999, 49 (1-2) : 135 - 138