共 50 条
- [1] Pinpointing the side-channel leakage of masked AES hardware implementations CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006, PROCEEDINGS, 2006, 4249 : 76 - 90
- [2] Preventing the side-channel leakage of masked AES S-Box ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 15 - +
- [3] Side-channel leakage of masked CMOS gates TOPICS IN CRYPTOLOGY - CT-RSA 2005, PROCEEDINGS, 2005, 3376 : 351 - 365
- [4] Quadrivariate Improved Blind Side-Channel Analysis on Boolean Masked AES CONSTRUCTIVE SIDE-CHANNEL ANALYSIS AND SECURE DESIGN, COSADE 2018, 2018, 10815 : 153 - 167
- [6] Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 204 - 210
- [7] First-Order Side-Channel Attacks on the Permutation Tables Countermeasure CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2009, PROCEEDINGS, 2009, 5747 : 81 - 96
- [8] Side-Channel Leakage in Masked Circuits Caused by Higher-Order Circuit Effects ADVANCES IN INFORMATION SECURITY AND ASSURANCE, 2009, 5576 : 327 - 336
- [9] Impacts of HLS Optimizations on Side-Channel Leakage for AES Circuits 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 53 - 54
- [10] An Asynchronous-Logic Masked Advanced Encryption Standard (AES) Accelerator and its Side-Channel Attack Evaluations 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2256 - 2260