First-Order Side-Channel Leakage Analysis of Masked but Asynchronous AES

被引:1
|
作者
Bouvet, Antoine [1 ]
Guilley, Sylvain [1 ,2 ]
Vlasak, Lukas [1 ]
机构
[1] Secure IC SAS, Think Ahead Business Line, F-35510 Cesson Sevigne, France
[2] Telecom ParisTech, F-91120 Palaiseau, France
来源
关键词
Side-Channel Analysis; Masking scheme; Leakage model; Desynchronisation; AES; White-Box; Pre-silicon evaluation; POWER ANALYSIS; SECURE;
D O I
10.1007/978-3-030-90553-8_2
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Masking schemes are classical countermeasures against Side-Channel Attacks on cryptographic implementations. This paper investigates the effectiveness of masking when the code does not run in constant time. We prove that in this case, a first-order Correlation Power Analysis can break an otherwise perfect masking scheme. Furthermore, with an in-depth leakage analysis on traces generated at a pre-silicon stage, we pinpoint the leaking instructions and recover a complex leakage model.
引用
收藏
页码:16 / 29
页数:14
相关论文
共 50 条
  • [1] Pinpointing the side-channel leakage of masked AES hardware implementations
    Mangard, Stefan
    Schramm, Kai
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006, PROCEEDINGS, 2006, 4249 : 76 - 90
  • [2] Preventing the side-channel leakage of masked AES S-Box
    Ghosh, Santosh
    Alam, Monjur
    Kumar, Kundan
    Mukhopadhyay, Debdeep
    Chowdhury, Dipanwita Roy
    ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 15 - +
  • [3] Side-channel leakage of masked CMOS gates
    Mangard, S
    Popp, T
    Gammel, BM
    TOPICS IN CRYPTOLOGY - CT-RSA 2005, PROCEEDINGS, 2005, 3376 : 351 - 365
  • [4] Quadrivariate Improved Blind Side-Channel Analysis on Boolean Masked AES
    Clavier, Christophe
    Reynaud, Leo
    Wurcker, Antoine
    CONSTRUCTIVE SIDE-CHANNEL ANALYSIS AND SECURE DESIGN, COSADE 2018, 2018, 10815 : 153 - 167
  • [5] Side-Channel Attacks on Masked Bitsliced Implementations of AES
    Radulescu, Anca
    Choudary, Marios O.
    CRYPTOGRAPHY, 2022, 6 (03)
  • [6] Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs
    Glamocanin, Ognjen
    Coulon, Louis
    Regazzoni, Francesco
    Stojilovic, Mirjana
    2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 204 - 210
  • [7] First-Order Side-Channel Attacks on the Permutation Tables Countermeasure
    Prouff, Emmanuel
    McEvoy, Robert
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2009, PROCEEDINGS, 2009, 5747 : 81 - 96
  • [8] Side-Channel Leakage in Masked Circuits Caused by Higher-Order Circuit Effects
    Chen, Zhimin
    Haider, Syed
    Schaumont, Patrick
    ADVANCES IN INFORMATION SECURITY AND ASSURANCE, 2009, 5576 : 327 - 336
  • [9] Impacts of HLS Optimizations on Side-Channel Leakage for AES Circuits
    Mizuno, Takumi
    Zhang, Qidi
    Nishikawa, Hiroki
    Kong, Xiangbo
    Tomiyama, Hiroyuki
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 53 - 54
  • [10] An Asynchronous-Logic Masked Advanced Encryption Standard (AES) Accelerator and its Side-Channel Attack Evaluations
    Ng, Jun-Sheng
    Chen, Juncheng
    Kyaw, Nay Aung
    Lwin, Ne Kyaw Zwa
    Chong, Kwen-Siong
    Chang, Joseph
    Gwee, Bah-Hwee
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2256 - 2260