共 50 条
- [1] Verifying compositional designs for scenario-based timing specifications [J]. SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, 2004, : 253 - 256
- [3] Temporal logic for scenario-based specifications [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PROCEEDINGS, 2005, 3440 : 445 - 460
- [4] Mining Hierarchical Scenario-Based Specifications [J]. 2009 IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, 2009, : 359 - 370
- [5] TASS: Timing Analyzer of Scenario-Based Specifications [J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2009, 5643 : 689 - 695
- [6] Efficient composition of scenario-based hardware specifications [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2019, 13 (02): : 57 - 69
- [7] Towards Succinctness in Mining Scenario-Based Specifications [J]. 2011 16TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS), 2011, : 231 - 240
- [8] Semantically Configurable Analysis of Scenario-Based Specifications [J]. FUNDAMENTAL APPROACHES TO SOFTWARE ENGINEERING, FASE 2014, 2014, 8411 : 185 - 199
- [9] Model checking conformance with scenario-based specifications [J]. COMPUTER AIDED VERIFICATION, 2003, 2725 : 328 - 340