Scalable Hardware Support for Conditional Parallelization

被引:0
|
作者
Li, Zheng [1 ]
Certner, Olivier [1 ]
Duato, Jose
Temam, Olivier [1 ]
机构
[1] INRIA Saclay, Orsay, France
来源
PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES | 2010年
关键词
Multicore; conditional parallelization; hardware support; CHIP; NETWORK; SERVICE;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Parallel programming approaches based on task division/-spawning are getting increasingly popular because they provide for a simple and elegant abstraction of parallelization, while achieving good performance on workloads which are traditionally complex to parallelize due to the complex control flow and data structures involved. The ability to quickly distribute fine-granularity tasks among many cores is key to the efficiency and scalability of such division-based parallel programming approaches. For this reason, several hardware supports for work stealing environments have already been proposed. However, they all rely on a central hardware structure for distributing tasks among cores, which hampers the scalability and efficiency of these schemes. In this paper, we focus on conditional division, a division-based parallel approach which provides the additional benefit, over work-stealing approaches, of releasing the user from dealing with task granularity and which does not clog hardware resources with an exceedingly large number of small tasks. For this type of division-based approaches, we show that it is possible to design hardware support for speeding up task division that entirely relies on local information, and which thus exhibits good scalability properties.
引用
收藏
页码:157 / 168
页数:12
相关论文
共 50 条
  • [1] Transactional Memory Support for Scalable and Transparent Parallelization of Multiplayer Games
    Lupei, Daniel
    Simion, Bogdan
    Pinto, Don
    Misler, Matthew
    Burcea, Mihai
    Krick, William
    Amza, Cristiana
    EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, 2010, : 41 - 54
  • [2] Architectural support for scalable speculative parallelization in shared-memory multiprocessors
    Cintra, M
    Martínez, JF
    Torrellas, J
    PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2000, : 13 - 24
  • [3] Software to hardware parallelization
    Casselman, Steve
    DR DOBBS JOURNAL, 2008, 33 (06): : 36 - +
  • [4] Towards Scalable and Transparent Parallelization of Multiplayer Games using Transactional Memory Support
    Lupei, Daniel
    Simion, Bogdan
    Pinto, Don
    Misler, Matthew
    Burcea, Mihai
    Krick, William
    Amza, Cristiana
    ACM SIGPLAN NOTICES, 2010, 45 (05) : 325 - 326
  • [5] Towards Scalable and Transparent Parallelization of Multiplayer Games using Transactional Memory Support
    Lupei, Daniel
    Simion, Bogdan
    Pinto, Don
    Misler, Matthew
    Burcea, Mihai
    Krick, William
    Amza, Cristiana
    PPOPP 2010: PROCEEDINGS OF THE 2010 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, 2010, : 325 - 326
  • [6] Effect of Parallelization on Conditional Summation
    Pradhan, Shipra
    Kumar, Sanjay
    Patle, V. K.
    2014 INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), 2014, : 330 - 333
  • [7] A scalable hardware architecture to support applications of the HAIPE 3.1 standard
    Boorman, Brian C.
    Mackey, Christopher D.
    Kurdziel, Michael T.
    2007 IEEE MILITARY COMMUNICATIONS CONFERENCE, VOLS 1-8, 2007, : 711 - 718
  • [8] Parallelization of recurrent loops with conditional statements
    Shteinberg, BY
    AUTOMATION AND REMOTE CONTROL, 1995, 56 (09) : 1344 - 1350
  • [9] Parallelization of Recurrent Loops with Conditional Statements
    Shteinberg, B. Y.
    Automation and Remote Control (English translation of Avtomatika i Telemekhanika), 56 (02):
  • [10] Parallelization of Neural Processing on Neuromorphic Hardware
    Peres, Luca
    Rhodes, Oliver
    FRONTIERS IN NEUROSCIENCE, 2022, 16