Fine-Grained Power Gating Using an MRAM-CMOS Non-Volatile Flip-Flop (vol 10, 411, 2019)

被引:0
|
作者
Park, Jaeyoung [1 ]
Yim, Young Uk [1 ]
机构
[1] Handong Global Univ, Sch Comp Sci & Elect Engn, Pohang Si 37554, South Korea
关键词
D O I
10.3390/mi11010011
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
引用
收藏
页数:1
相关论文
共 24 条
  • [1] Fine-Grained Power Gating Using an MRAM-CMOS Non-Volatile Flip-Flop
    Park, Jaeyoung
    Yim, Young Uk
    MICROMACHINES, 2019, 10 (06)
  • [2] Area-Efficient STT/CMOS Non-Volatile Flip-Flop
    Park, Jaeyoung
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [3] Dynamic state-retention flip-flop for fine-grained power gating with small design and power overhead
    Henzler, Stephan
    Georgakos, Georg
    Eireiner, Matthias
    Nirschl, Thomas
    Pacha, Christian
    Berthold, Joerg
    Schmitt-Landsiedel, Doris
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (07) : 1654 - 1661
  • [4] A novel non-volatile flip-flop using a ferroelectric capacitor
    Ueda, M
    Otsuka, T
    Toyoda, K
    Morimoto, K
    Morita, K
    ISAF 2002: PROCEEDINGS OF THE 13TH IEEE INTERNATIONAL SYMPOSIUM ON APPLICATIONS OF FERROELECTRICS, 2002, : 155 - 158
  • [5] A Non-Volatile Flip-Flop Circuit Using One MTJ and Reference Resistance
    1600, Institute of Electrical and Electronics Engineers Inc.
  • [6] A non-volatile flip-flop circuit using one MTJ and reference resistance
    Kaizu, Kousei
    Usami, Kimiyoshi
    2024 INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS, AND COMMUNICATIONS, ITC-CSCC 2024, 2024,
  • [7] Non-Volatile Flip-Flop Based on Unipolar ReRAM for Power-Down Applications
    Portal, Jean-Michel
    Bocquet, Marc
    Deleruyelle, Damien
    Muller, Christophe
    JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (01) : 1 - 10
  • [8] Spin hall effect-based nonvolatile flip flop for fine-grained power gating
    Kwon K.-W.
    IEIE Transactions on Smart Processing and Computing, 2019, 8 (05): : 415 - 422
  • [9] Ultra Compact Non-volatile Flip-Flop for Low Power Digital Circuits Based on Hybrid CMOS/Magnetic Technology
    Di Pendina, Gregory
    Torki, Kholdoun
    Prenat, Guillaume
    Guillemenet, Yoann
    Torres, Lionel
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 83 - +
  • [10] Compact Spin Transfer Torque Non-Volatile Flip Flop Design for Power-Gating Architecture
    Ali, Karim
    Li, Fei
    Lua, Sunny Y. H.
    Heng, Chun-Huat
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 119 - 122