共 50 条
- [3] Memristor Based Computation-in-Memory Architecture for Data-Intensive Applications [J]. 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1718 - 1725
- [4] Parallel Matrix Multiplication on Memristor-Based Computation-in-Memory Architecture [J]. 2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), 2016, : 759 - 766
- [5] Committee machines—a universal method to deal with non-idealities in memristor-based neural networks [J]. Nature Communications, 11
- [7] Memristor: The Enabler of Computation-in-Memory Architecture for Big-Data [J]. 2015 INTERNATIONAL CONFERENCE ON MEMRISTIVE SYSTEMS (MEMRISYS), 2015,
- [8] Effects of charge-based computation non-idealities on CMOS image compression sensors [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5187 - +
- [10] Computation-In-Memory Based Parallel Adder [J]. PROCEEDINGS OF THE 2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 15), 2015, : 57 - 62