Optimal design of thin-profile fine-pitch ball grid array package under drop impact test

被引:3
|
作者
Chen, R. S. [1 ]
Cheng, H. E. [1 ]
Wu, R. W. [1 ]
Huang, C. H. [1 ]
Liao, W. C. [1 ]
Chuang, J. H. [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Engn Sci, Tainan 701, Taiwan
关键词
Lead-free solder; thin-profile fine-pitch ball grid array package; support excitation scheme; Joint Electron Device Engineering Council drop test; Taguchi robust design; CHIP-SCALE PACKAGES; BOARD-LEVEL RELIABILITY; ELECTRONIC PACKAGES; TRANSIENT ANALYSIS; OPTIMIZATION;
D O I
10.1177/0954406211411248
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
This article describes the board-level drop reliability of thin-profile fine-pitch ball grid array (TFBGA) subjected to Joint Electron Device Engineering Council (JEDEC) drop test conditions featuring an impact pulse profile with a peak acceleration of 1500 G and a pulse duration of 0.5 ms. The solder ball is assumed to be an elastoplastic model and the other components linear elastic ones. Both the global/local finite element and the finite grid region methods are introduced to improve the accuracy and the convergence during the meshing process. Meanwhile, the contact impact process during the drop test is translated into the effective support excitation load on the printed circuit board (PCB) through the support excitation scheme to simplify the analysis. By means of optimal parameters of the Taguchi robust design, the average stress of the solder ball at the PCB side surface becomes 80.9 MPa, which shows a 57 per cent reduction compared to the original stress of 189.7 MPa. As a result, the impact reliability of the TFBGA package is significantly improved. Finally, the JEDEC drop test is conducted to verify the optimal results obtained by the Taguchi method.
引用
收藏
页码:2775 / 2791
页数:17
相关论文
共 31 条
  • [1] A micromachined ball grid array test socket for fine-pitch interconnect
    Huang, B
    Ang, SS
    Porter, EV
    Barlow, F
    Qiao, Q
    Gordon, MH
    Schmidt, WF
    Brown, WD
    Elshabini, A
    [J]. 2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 172 - 177
  • [2] Characterization of a novel Fine-pitch Ball Grid Array package for Flash memory application
    Sidharth
    Valluri, V
    Gannamani, R
    Zhang, ML
    [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 353 - 357
  • [3] Signal transmission analysis of burn-in socket for fine-pitch ball grid array package
    Kim, Moonjung
    [J]. International Journal of Control and Automation, 2014, 7 (07): : 477 - 484
  • [4] Analysis of warpage and reliability of very thin profile fine pitch ball grid array
    Lo, Chin-Hsin
    Chang, Te-Yuan
    Lee, Ting-Yu
    Hwang, Sheng-Jye
    [J]. HELIYON, 2024, 10 (15)
  • [5] Evaluation on influencing factors of board-level drop reliability for chip scale packages (Fine-Pitch ball grid array)
    Chong, Desmond Y. R.
    Che, F. X.
    Pang, John H. L.
    Xu, Luhua
    Xiong, B. S.
    Toh, H. J.
    Lim, B. K.
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (01): : 66 - 75
  • [6] LARGER ARRAY FINE PITCH WAFER LEVEL PACKAGE DROP TEST RELIABILITY
    Zhou, Tiao
    Derk, Robert
    Rahim, Kaysar
    Fan, Xuejun
    [J]. IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1, 2010, : 693 - 701
  • [7] Reliability Comparison of Aged SAC Fine-Pitch Ball Grid Array Packages Versus Surface Finishes
    Hai, Zhou
    Zhang, Jiawei
    Shen, Chaobo
    Evans, John L.
    Bozack, Michael J.
    Basit, Munshi M.
    Suhling, Jeffrey C.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (06): : 828 - 837
  • [8] Drop test analysis of ball grid array package using finite element methods
    Chandana, Y. Venkata Naga
    Kumar, N. Venu
    [J]. MATERIALS TODAY-PROCEEDINGS, 2022, 64 : 675 - 679
  • [9] Drop test analysis of ball grid array package using finite element methods
    Chandana, Y. Venkata Naga
    Kumar, N. Venu
    [J]. MATERIALS TODAY-PROCEEDINGS, 2022, 64 : 675 - 679
  • [10] Development of molded fine-pitch ball grid array (FPBGA) using through-hole bonding process
    Matsuda, S
    Kata, K
    Nakajima, H
    Hagimoto, E
    [J]. 46TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1996 PROCEEDINGS, 1996, : 727 - 732