High-speed short wavelength silicon photodetectors fabricated in 130nm CMOS process

被引:5
|
作者
Csutak, SM [1 ]
Schaub, JD [1 ]
Yang, B [1 ]
Campbell, JC [1 ]
机构
[1] Appl Optoelect Inc, Sugar Land, TX 77478 USA
来源
关键词
silicon; optoelectronics; grating couplers; photodetectors; optical receivers; OC192; CMOS; BiCMOS;
D O I
10.1117/12.479474
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
We have integrated several optoelectronic devices into deep-submicron silicon fabrication process. The results for integration of silicon planar interdigitated P-I-N photoidodes. with transimpedance amplifiers and waveguide grating couplers will be presented. The integration process was carried out in an unmodified 130nm CMOS integration process, on silicon-on-insulator (SOI) substrates. Photodetectors that were fabricated on 200nm-thick SOI exhibited a 3dB electrical bandwidth of 10GHz for -5V, bias while the photodetectors fabricated on 2mum-thick SOI had 8GHz 3dB electrical bandwidth for -28V bias. The external quantum efficiency of the 2mum-thick photodetectors at 835nm was 14%. The 200nm-thick photodetectors were integrated with waveguide gating couplers. The external quantum efficiency of the photodetector at 830nm improved from 3% to 12% when a diffraction grating with 265nm period was integrated on top of the photodiode. Monolithically integrated optical receivers were fabricated on 2mum-thick SOI substrates. Sensitivities for BER of 10(-9) of -15.4dBm and -10.9dBm were measured for 3.125Gb/s and 5Gb/s, respectively. The dynamic range was 17.5dB and 130, at 3.125Gb/s and 5Gb/s. Error free operation was possible up to 8Gb/s. The 2mum-thick SOI photodetectors were wire-bonded to SiGe transimpedance amplifiers with 184Omega transimpedance gain. When the photodiode was used in avalanche operation mode the sensitivity of -7dBm (BER<10(-9)) was achieved at 10Gb/s. This is the highest speed reported for an all-silicon optical receiver.
引用
收藏
页码:135 / 145
页数:11
相关论文
共 50 条
  • [1] High-speed monolithically integrated silicon photoreceivers fabricated in 130-nm CMOS technology
    Csutak, SM
    Schaub, JD
    Wu, WE
    Shimer, R
    Campbell, JC
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2002, 20 (09) : 1724 - 1729
  • [2] Low Power High-Speed Current Comparator Using 130nm CMOS Technology
    Badal, Md Torikul Islam
    Bin Mashuri, Mujahidun
    Reaz, Mamun Bin Ibne
    Kamal, Noorfazila
    Hashim, Fazida Hanim
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 72 - 76
  • [3] High-speed monolithically integrated silicon optical receiver fabricated in 130-nm CMOS technology
    Csutak, SM
    Schaub, JD
    Wu, WE
    Campbell, JC
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2002, 14 (04) : 516 - 518
  • [4] A High-Speed, High-Sensitivity Silicon Avalanche Photodiode in 130-nm CMOS
    Gao, Jing
    Wu, Hui
    2015 PHOTONICS CONFERENCE (IPC), 2015,
  • [5] Design and Implementation of High Speed Memory in 130nm
    Kumar, Sampath
    Noor, Arti
    Singh, Sanjay Kr
    Kaushik, B. K.
    INTERNATIONAL CONFERENCE ON METHODS AND MODELS IN SCIENCE AND TECHNOLOGY (ICM2ST-10), 2010, 1324 : 369 - +
  • [6] High-Speed Optical Receivers With Integrated Photodiode in 130 nm CMOS
    Tavernier, Filip
    Steyaert, Michel S. J.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (10) : 2856 - 2867
  • [7] Implementation of Linear Discriminant Classifier in 130nm Silicon Process
    Hasan, M. Munir
    Holleman, Jeremy
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [8] High Fill Factor Digital Silicon Photomultiplier Structures in 130nm CMOS Imaging Technology
    Walker, Richard J.
    Webster, Eric A. G.
    Li, Jiahao
    Massari, Nicola
    Henderson, Robert K.
    2012 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD (NSS/MIC), 2012, : 1945 - 1948
  • [9] A Single Photon Detector Implemented in a 130nm CMOS Imaging Process
    Gersbach, Marek
    Niclass, Cristiano
    Charbon, Edoardo
    Richardson, Justin
    Henderson, Robert
    Grant, Lindsay
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 270 - +
  • [10] Design and Realization of Schottky Barrier Didoes in 130nm CMOS Process
    Junyu Shi
    Dasheng Cui
    Haidong Hao
    Haixia Wu
    Xin Lyu
    Journal of Beijing Institute of Technology, 2017, 26 (02) : 223 - 227