On multilevel circuit partitioning

被引:10
|
作者
Wichlund, S
Aas, EJ
机构
关键词
partitioning; clustering; multilevel; heuristic;
D O I
10.1109/ICCAD.1998.742959
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multilevel partitioning approaches for circuit partitioning has been shown to be powerful [14, 45, 1, 2]. In this paper we improve the excellent multilevel partitioning algorithm in [2] by taking edge-frequency information [44] into account during coarsening/uncoarsening, and to break ties. In addition, the uncoarsening phase is guided by an adaptive scheme which adds flexibility to the number of levels in the uncoarsening phase. We apply our algorithm to 13 benchmark circuits and achieve an improvement in min-cut and average min-cut values of up to 8.6% and 34.6% respectively, compared to the method in [2], at no extra runtime. Furthermore, our algorithm provides results of very stable quality. This positions our algorithm as current state of the art in multilevel circuit partitioning.
引用
收藏
页码:505 / 511
页数:7
相关论文
共 50 条
  • [1] Multilevel circuit partitioning
    Alpert, CJ
    Huang, JH
    Kahng, AB
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 530 - 533
  • [2] Multilevel circuit partitioning
    Alpert, CJ
    Huang, JH
    Kahng, AB
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (08) : 655 - 667
  • [3] A multilevel eigenvalue based circuit partitioning technique
    Schiffner, B
    Li, JH
    Behjat, L
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 312 - 316
  • [4] A hybrid multilevel/genetic approach for circuit partitioning
    Alpert, CJ
    Hagen, LW
    Kahng, AB
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 298 - 301
  • [5] Edge separability based circuit clustering with application to multilevel circuit partitioning
    Cong, J
    Lim, SK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (03) : 346 - 357
  • [6] Multilevel cooperative search for the circuit/hypergraph partitioning problem
    Ouyang, M
    Toulouse, M
    Thulasiraman, K
    Glover, F
    Deogun, JS
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (06) : 685 - 693
  • [7] Design hierarchy-guided multilevel circuit partitioning
    Cheon, Y
    Wong, MDF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (04) : 420 - 427
  • [8] Power-driven circuit netlist multilevel partitioning algorithm
    Hao, Jie
    Peng, Silong
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2009, 21 (02): : 190 - 195
  • [9] A New Multilevel Circuit Partitioning Algorithm Based on the Improved KL Algorithm
    Lei, Xia
    Liang, Wei
    Li, Kuan-Ching
    Luo, Haibo
    Hu, Jianqiang
    Cai, Jiahong
    Li, Yanting
    2019 IEEE 5TH INTL CONFERENCE ON BIG DATA SECURITY ON CLOUD (BIGDATASECURITY) / IEEE INTL CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING (HPSC) / IEEE INTL CONFERENCE ON INTELLIGENT DATA AND SECURITY (IDS), 2019, : 178 - 182
  • [10] Generic Circuit Partitioning Method for Efficient Simulation of Modular Multilevel Converter Topologies
    Tant, Jeroen
    Leterme, Willem
    Beerten, Jef
    Michiels, Wim
    Driesen, Johan
    2014 IEEE 15TH WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS (COMPEL), 2014,