共 50 条
- [1] A Mixed Implementation Scheme for Error Control Based on VHDL PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1-2, 2008, : 638 - 642
- [2] Implementation of Convolutional Encoder and Viterbi Decoder using VHDL 2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 22 - 25
- [3] VHDL implementation of a BCH minimum weight decoder for double error PROCEEDINGS OF THE EIGHTEENTH NATIONAL RADIO SCIENCE CONFERENCE, VOLS 1 AND 2, 2001, : 361 - 368
- [5] Error Recovery System Encoder/Decoder Method and VHDL Design for Saving Memory of Embedded System MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 4985 - 4991
- [7] Error-control coding scheme for multispeed play of digital VCR IEEE Transactions on Circuits and Systems for Video Technology, 1995, 5 (03): : 243 - 247
- [8] FPGA based design and implementation of Reed-Solomon encoder & decoder for Error Detection and Correction 2015 CONFERENCE ON POWER, CONTROL, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES FOR SUSTAINABLE GROWTH (PCCCTSG), 2015, : 261 - U435
- [9] An error-control scheme for a multicast protocol based on round-trip time calculations 21ST IEEE CONFERENCE ON LOCAL COMPUTER NETWORKS, PROCEEDINGS, 1996, : 212 - 221
- [10] ERROR-CONTROL CODING ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1991, 3 (05): : 204 - 205