Streamlining the OpenMP Programming Model on Ultra-Low-Power Multi-core MCUs

被引:2
|
作者
Montagna, Fabio [1 ]
Tagliavini, Giuseppe [1 ]
Rossi, Davide [1 ]
Garofalo, Angelo [1 ]
Benini, Luca [1 ,2 ]
机构
[1] Univ Bologna, Bologna, Italy
[2] Swiss Fed Inst Technol, Zurich, Switzerland
基金
欧盟地平线“2020”;
关键词
Ultra-low-power multi-core MCU; Parallel programming; OpenMP; SPMD;
D O I
10.1007/978-3-030-81682-7_11
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-level programming models aim at exploiting hardware parallelism and reducing software development costs. However, their adoption on ultra-low-power multi-core microcontroller (MCU) platforms requires minimizing the overheads of work-sharing constructs on fine-grained parallel regions. This work tackles this challenge by proposing OMP-SPMD, a streamlined approach for parallel computing enabling the OpenMP syntax for the Single-Program Multiple-Data (SPMD) paradigm. To assess the performance improvement, we compare our solution with two alternatives: a baseline implementation of the OpenMP runtime based on the fork-join paradigm (OMP-base) and a version leveraging hardware-specific optimizations (OPM-opt). We benchmarked these libraries on a Parallel Ultra-Low Power (PULP) MCU, highlighting that hardware-specific optimizations improve OMP-base performance up to 69%. At the same time, OMP-SPMD leads to an extra improvement up to 178%.
引用
收藏
页码:167 / 182
页数:16
相关论文
共 50 条
  • [1] Application Memory Isolation on Ultra-Low-Power MCUs
    Hardin, Taylor
    Scott, Ryan
    Proctor, Patrick
    Hester, Josiah
    Sorber, Jacob
    Kotz, David
    [J]. PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, 2018, : 127 - 132
  • [2] Multi-Core Architecture Design for Ultra-Low-Power Wearable Health Monitoring Systems
    Dogan, Ahmed Yasir
    Constantin, Jeremy
    Ruggiero, Martino
    Burg, Andreas
    Atienza, David
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 988 - 993
  • [3] Integer-Only Approximated MFCC for Ultra-Low Power Audio NN Processing on Multi-Core MCUs
    Fariselli, Marco
    Rusci, Manuele
    Cambonie, Joel
    Flamand, Eric
    [J]. 2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [4] A Performance model for OpenMP programs on multi-core machines
    Nasri, Wahid
    Fathallah, Karim
    [J]. 2013 INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS TECHNOLOGY (ICCAT), 2013,
  • [5] Energy-Efficient Two-level Instruction Cache Design for an Ultra-Low-Power Multi-core Cluster
    Jie, Chen
    Loi, Igor
    Benini, Luca
    Rossi, Davide
    [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1734 - 1739
  • [6] Ultra-low-power Physical Activity Classifier for Wearables: From Generic MCUs to ASICs
    Calvo, Enric M.
    Renevey, Philippe
    Lemay, Mathieu
    Bonetti, Andrea
    Sole, Marc Pons
    Cattenoz, Regis
    Emery, Stephane
    Delgado-Gonzalo, Ricard
    [J]. 2021 43RD ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE & BIOLOGY SOCIETY (EMBC), 2021, : 6978 - 6981
  • [7] Unleashing the Power of Multi-Core MCUs by AUTOSAR Communication Stack Software Distribution
    Galla, Thomas M.
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ARCHITECTURE COMPANION (ICSA-C 2019), 2019, : 85 - 86
  • [8] The Future of OpenMP in the Multi-Core Era
    Chapman, Barbara
    Mey, Dieter An
    [J]. PARALLEL COMPUTING: ARCHITECTURES, ALGORITHMS AND APPLICATIONS, 2008, 15 : 571 - +
  • [9] Hybrid MPI/OpenMP Parallel Programming on Clusters of Multi-Core SMP Nodes
    Rabenseifner, Rolf
    Hager, Georg
    Jost, Gabriele
    [J]. PROCEEDINGS OF THE PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2009, : 427 - +
  • [10] Side-Channel Security Analysis of Ultra-Low-Power FRAM-Based MCUs
    Moradi, Amir
    Hinterwaelder, Gesine
    [J]. CONSTRUCTIVE SIDE-CHANNEL ANALYSIS AND SECURE DESIGN, COSADE 2015, 2015, 9064 : 239 - 254