MAPPING THE SBR AND TW-ILDCs TO HETEROGENEOUS CPU-GPU ARCHITECTURE FOR FAST COMPUTATION OF ELECTROMAGNETIC SCATTERING

被引：19
|
作者：
Gao, P. C. [1 ]
Tao, Y. B. [1 ]
Bai, Z. H. [1 ]
Lin, H. [1 ]
机构：
[1] Zhejiang Univ, State Key Lab CAD&CG, Hangzhou 310058, Zhejiang, Peoples R China
来源：
PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER | 2012年 / 122卷
关键词：
ANGULAR DIVISION ALGORITHM; FAST RCS PREDICTION; BOUNCING RAY METHOD; EM SCATTERING; REDUCTION; MLFMA; CORE;
D O I：
10.2528/PIER11092303
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, the shooting and bouncing ray (SBR) method in combination with the truncated wedge incremental length diffraction coefficients (TW-ILDCs) is implemented on the heterogeneous CPU-GPU architecture to effectively solve the electromagnetic scattering problems. The SBR is mapped to the GPU because numerous independent ray tubes can make full use of the massively parallel resources on the GPU, while the TW-ILDCs are implemented on the CPU since they require complex and high-precision numerical calculation to get the accurate result. As the computation times of neighboring aspect angles are similar, a dynamic load adjustment method is presented to achieve reasonable load balancing between the CPU and GPU. Applications, including the radar cross section (RCS) prediction and inverse synthetic aperture radar (TSAR) imaging, demonstrate that the proposed method can greatly improve the computational efficiency by fully utilizing all available resources of the heterogeneous system.
引用
收藏
页码：137 / 154
页数：18
相关论文
共 27 条
  • [1] Scalable Fast Multipole Method for Large-Scale Electromagnetic Scattering Problems on Heterogeneous CPU-GPU Clusters
    Vinh Dang
    Tran, Nghia
    Kilic, Ozlem
    IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS, 2016, 15 : 1807 - 1810
  • [2] Heterogeneous Cache Hierarchy Management for Integrated CPU-GPU Architecture
    Wen, Hao
    Zhang, Wei
    2019 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2019,
  • [3] Parallel String Similarity Join Approach Based on CPU-GPU Heterogeneous Architecture
    Xu K.
    Nie T.
    Shen D.
    Kou Y.
    Yu G.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2021, 58 (03): : 598 - 608
  • [4] Reducing Inter-Application Interferences in Integrated CPU-GPU Heterogeneous Architecture
    Wen, Hao
    Zhang, Wei
    2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 278 - 281
  • [5] Implementation and Analysis of GNSS Software Receiver on Embedded CPU-GPU Heterogeneous Architecture
    Park, Kwi Woo
    Jang, Woo Jin
    Park, Chansik
    Kim, Sunwoo
    Lee, Min Jun
    PROCEEDINGS OF THE 29TH INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS+ 2016), 2016, : 70 - 76
  • [6] Architecture for Fast Object Detection Supporting CPU-GPU Hybrid and Distributed Computing
    Bae, Yuseok
    Park, Jongyoul
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2017,
  • [7] CPU-GPU Heterogeneous Computation Offloading and Resource Allocation Scheme for Industrial Internet of Things
    He, Zixuan
    Sun, Yanjing
    Wang, Bowen
    Li, Song
    Zhang, Beibei
    IEEE INTERNET OF THINGS JOURNAL, 2024, 11 (06) : 11152 - 11164
  • [8] P4GPU: Acceleration of Programmable Data Plane Using a CPU-GPU Heterogeneous Architecture
    Li, Peilong
    Luo, Yan
    2016 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2016, : 168 - 175
  • [9] Power Capping of CPU-GPU Heterogeneous Systems through Coordinating DVFS and Task Mapping
    Komoda, Toshiya
    Hayashi, Shingo
    Nakada, Takashi
    Miwa, Shinobu
    Nakamura, Hiroshi
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 349 - 356
  • [10] Design space exploration of on-chip ring interconnection for a CPU-GPU heterogeneous architecture
    Lee, Jaekyu
    Li, Si
    Kim, Hyesoon
    Yalamanchili, Sudhakar
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (12) : 1525 - 1538
123