A high-performance/low-latency vector rotational CORDIC architecture based on extended elementary angle set and trellis-based searching schemes

被引:41
|
作者
Wu, CS [1 ]
Wu, AY
Lin, CH
机构
[1] Natl Cent Univ, Dept Elect Engn, Chungli 320, Taiwan
[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
关键词
angle recording (AR); coordinate rotational digital computer (CORDIC) algorithm; extended elementary-angle set (EEAS); trellis-based searching (TBS);
D O I
10.1109/TCSII.2003.816923
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The coordinate rotational digital computer (CORDIC) algorithm is a well-known iterative method for the computation of vector rotation. For applications that require forward rotation (or vector rotation) only, the angle recoding (AR) technique provides a relaxed approach to speed up the operation of the CORDIC algorithm. In this paper, we further apply the concept of AR technique to extend the elementary angle set in the microrotation phase. This technique is called the extended elementary-angle set (EEAS) scheme. The proposed EEAS scheme provides a more flexible way of decomposing the target rotation angle in CORDIC operation, and its quantization error performance is better than AR technique. Meanwhile, to solve the optimization problem encountered in the EEAS scheme, we also proposed a novel search algorithm, called the trellis-based searching (TBS) algorithm. Compared with the greedy algorithm used in the conventional AR technique, the proposed TBS algorithm yields apparent signal-to-quantization-noise ratio (SQNR) improvement. Moreover, in the scaling phase of the EEAS-based CORDIC algorithm, we suggest a novel scaling operation, called Extended Type-II (ET-II) scaling operation. The ET-II scaling operation applies the same design concepts as the EEAS scheme. It results in much smaller quantization error than conventional Type-I scaling operation in the numerical approximation of scaling factor. By combining the aforementioned new schemes, the proposed EEAS-based CORDIC algorithm can improve the overall SQNR performance by up to 25 dB compared with previous works. Also, given the same target SQNR performance, we require only about 66% iteration number in the iterative CORDIC structure, or use 66% hardware complexity in the parallel CORDIC structure compared with conventional AR technique. Hence, high-performance/low-latency CORDIC very large-scale integration architectures can be achieved without degrading the SQNR performance.
引用
收藏
页码:589 / 601
页数:13
相关论文
共 6 条
  • [1] A novel rotational VLSI architecture based on extended elementary angle set cordic algorithm
    Wu, CS
    Wu, AY
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 111 - 114
  • [2] High-Performance ECC Scalar Multiplication Architecture Based on Comb Method and Low-Latency Window Recoding Algorithm
    Zhang, Jingqi
    Chen, Zhiming
    Ma, Mingzhi
    Jiang, Rongkun
    Li, Hongshuo
    Wang, Weijiang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (02) : 382 - 395
  • [3] High-performance DCT Architecture Based on Angle Recoding CORDIC and Scale-free Factor
    Trong-Thuc Hoang
    Hong-Thu Nguyen
    Xuan-Thuan Nguyen
    Cong-Kha Pham
    Duc-Hung Le
    2016 IEEE SIXTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2016, : 199 - 204
  • [4] A Low-Latency and High-Performance Microwave Photonic AOA and IFM System Based on Deep Learning and FPGA
    Zhang, Longlong
    Li, Yin
    Liao, Xuan
    Hu, Xiang
    Peng, Yuanxi
    Zhou, Tong
    IEEE SENSORS JOURNAL, 2025, 25 (06) : 9934 - 9945
  • [5] LIONS: An AWGR-Based Low-Latency Optical Switch for High-Performance Computing and Data Centers
    Yin, Yawei
    Proietti, Roberto
    Ye, Xiaohui
    Nitta, Christopher J.
    Akella, Venkatesh
    Yoo, S. J. B.
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2013, 19 (02)
  • [6] High-performance, low-latency field-programmable gate array-based floating-point adder and multiplier units in a Virtex 4
    Karlstrom, P.
    Ehliar, A.
    Liu, D.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (04): : 305 - 313