Modeling source-drain tunneling in ultimately scaled III-V transistors

被引:5
|
作者
Pan, Andrew [1 ]
Chui, Chi On [1 ,2 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
[2] Univ Calif Los Angeles, Calif NanoSyst Inst, Los Angeles, CA 90095 USA
关键词
D O I
10.1063/1.4922840
中图分类号
O59 [应用物理学];
学科分类号
摘要
Intraband source-drain tunneling is predicted to limit leakage current in sub-10nm field-effect transistors (FETs). We use non-equilibrium Green's function simulations to study this effect in III-V multigate FETs and derive simple, accurate intraband tunneling formulas suitable for use in compact models or semiclassical device simulators. Band nonparabolicity effects are shown to be quantitatively important and incorporated using band gap scaling. We also supply a general subthreshold electrostatic model including source and drain depletion effects for analytical modeling. Our results enable rapid modeling and simulation of ultimately scaled III-V FETs for device evaluation and optimization. (C) 2015 AIP Publishing LLC.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Channel length scaling limits of III-V channel MOSFETs governed by source-drain direct tunneling
    Koba, Shunsuke
    Ohmori, Masaki
    Maegawa, Yosuke
    Tsuchiya, Hideaki
    Kamakura, Yoshinari
    Mori, Nobuya
    Ogawa, Matsuto
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (04)
  • [2] Efficient Modeling of Source/Drain Tunneling in Ultra-Scaled Transistors
    Baumgartner, O.
    Filipovic, La
    Kosina, H.
    Karner, M.
    Stanojevic, Z.
    Cheng-Karner, H. W.
    2015 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2015, : 202 - 205
  • [3] Increased Subthreshold Current due to Source-Drain Direct Tunneling in Ultrashort-Channel III-V Metal-Oxide-Semiconductor Field-Effect Transistors
    Koba, Shunsuke
    Maegawa, Yosuke
    Ohmori, Masaki
    Tsuchiya, Hideaki
    Kamakura, Yoshinari
    Mori, Nobuya
    Ogawa, Matsuto
    APPLIED PHYSICS EXPRESS, 2013, 6 (06)
  • [4] Comprehensive Simulation Study of Direct Source-to-Drain Tunneling in Ultra-Scaled Si, Ge, and III-V DG-FETs
    Jiang, Zhengping
    Wang, Jing
    Park, Hong-Hyun
    Anh-Tuan Pham
    Xu, Nuo
    Lu, Yang
    Jin, Seonghoon
    Choi, Woosung
    Pourghaderi, Mohammad Ali
    Kim, Jongchol
    Lee, Keun-Ho
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (03) : 945 - 952
  • [5] Analytic drain current model for III-V cylindrical nanowire transistors
    Marin, E. G.
    Ruiz, F. G.
    Schmidt, V.
    Godoy, A.
    Riel, H.
    Gamiz, F.
    JOURNAL OF APPLIED PHYSICS, 2015, 118 (04)
  • [6] Analysis and Modeling of Quantum Capacitance in III-V Transistors
    Dasgupta, Avirup
    Yadav, Chandan
    Rastogi, Priyank
    Agarwal, Amit
    Chauhan, Yogesh Singh
    2014 IEEE 2ND INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2014,
  • [7] Insight into the output characteristics of III-V tunneling field effect transistors
    Rajamohanan, Bijesh
    Mohata, Dheeraj
    Ali, Ashkar
    Datta, Suman
    APPLIED PHYSICS LETTERS, 2013, 102 (09)
  • [8] Computational Study of Strain-engineered III-V Tunneling Transistors
    Huang, Jun Z.
    Wang, Yu
    Long, Pengyu
    Tan, Yaohua
    Povolotskyi, Michael
    Klimeck, Gerhard
    2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 2604 - 2604
  • [9] Addressing source to drain tunneling in extremely scaled Si-transistors using negative capacitance
    Pandey, Nilesh
    Pahwa, Girish
    Chauhan, Yogesh Singh
    SOLID-STATE ELECTRONICS, 2021, 186
  • [10] Source and Drain Contacts for Germanium and III-V FETs for Digital Logic
    Dimoulas, Athanasios
    Toriumi, Akira
    Mohney, Suzanne E.
    MRS BULLETIN, 2009, 34 (07) : 522 - 529