New developments in single pass reflow encapsulant for flip chip application

被引:10
|
作者
Liu, J [1 ]
Kraszewski, R [1 ]
Lin, X [1 ]
Wong, L [1 ]
Goh, SH [1 ]
Allen, J [1 ]
机构
[1] Kester Solder Litton Syst Inc, Des Plaines, IL 60018 USA
关键词
D O I
10.1109/ISAOM.2001.916552
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper introduces a series of single pass reflow encapsulants that requires no post curing after solder bump reflow. Acting as a flux and an encapsulant, this product performs two functions. First, the material activates the solder bump and metallic bond pad during solder reflow to establish the interconnection between the die and substrate. Second, while this material is being cured, it forms a mechanical bond between the surface of the die and substrate. This product allows processing normal surface mount component packages concurrently with flip chip, CSPs or BGAs under the standard surface mount reflow profile. Such a process eliminates capillary underfilling and curing time. The product's solderability is robust and high yield; the parts are reliable after thermal shock testing. We have employed DSC, TMA, DMA and shear test techniques to investigate the properties of the material. These properties include influence of filler loading level, curing reflow profile, percentage cure, glass transition temperature (Tg), coefficient of thermal expansion (CTE), modulus and die shear adhesion.
引用
收藏
页码:74 / 79
页数:6
相关论文
共 50 条
  • [1] New developments in single pass reflow encapsulant for flip chip application
    Liu, J
    Kraszewski, R
    Lin, X
    Wong, L
    Goh, SH
    Allen, J
    [J]. 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 317 - 322
  • [2] Novel single pass reflow encapsulant for flip chip application
    Wang, H
    Tomaso, T
    [J]. INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2000, : 97 - 101
  • [3] Development of single pass reflow encapsulant for lead free solder bump
    Xin, L
    Kraszewski, R
    Liu, J
    Allen, J
    Goh, SH
    Showalter, C
    Wong, L
    Grumman, KN
    [J]. 2002 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2002, 4931 : 256 - 260
  • [4] New Developments in Flip Chip
    Vardaman, E. Jan
    [J]. IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 99 - 101
  • [5] A Review on Solder Reflow and Flux Application for Flip Chip
    Suppiah, Sarveshvaran
    Ong, Nestor Rubio
    Sauli, Zaliman
    Sarukunaselan, Karunavani
    Alcain, Jesselyn Barro
    Visvanathan, Susthitha Menon
    Retnasamy, Vithyacharan
    [J]. 3RD ELECTRONIC AND GREEN MATERIALS INTERNATIONAL CONFERENCE 2017 (EGM 2017), 2017, 1885
  • [6] Advanced encapsulant systems for flip chip
    Gamota, D
    Melton, C
    [J]. 3RD INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS - PROCESSES, PROPERTIES, AND INTERFACES - PROCEEDINGS, 1997, : 46 - 49
  • [7] Underfill encapsulant technology for flip chip assembly
    Gilleo, K
    Nicholls, G
    Ongley, PE
    [J]. PEP '97 : THE FIRST IEEE INTERNATIONAL SYMPOSIUM ON POLYMERIC ELECTRONICS PACKAGING - PROCEEDINGS, 1997, : 315 - 325
  • [8] Encapsulant materials for flip-chip attach
    Gopalakrishnan, L
    Ranjan, M
    Sha, Y
    Srihari, K
    Woychik, C
    [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 1291 - 1297
  • [9] Characteristic comparing between thermosonic flip chip bonding and reflow flip chip
    Jun-hui, Li
    Han, Lei
    Zhong, Jue
    [J]. HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 291 - +
  • [10] Development of Fluxless Flip chip reflow process for High Density Flip Chip Interconnect
    Lim, Sharon Pei-Siang
    Ding, Mian Zhi
    Lin, Jong Kai
    Rao, Vempati Srinivasa
    [J]. 2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,