A fast diagnosis scheme for distributed small embedded SRAMs

被引:0
|
作者
Wang, B [1 ]
Wu, YJ [1 ]
Ivanov, A [1 ]
机构
[1] Univ British Columbia, SOC Lab, Dept Elect & Comp Engn, Vancouver, BC V6T 1Z4, Canada
关键词
distributed small embedded SRAMs; memory diagnosis; data retention fault; SPC; PSC; diagnosis time;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a diagnosis scheme aimed at reducing diagnosis time of distributed small embedded SRAMs (e-SRAMs). This scheme improves the one proposed in [7, 8]. The improvements are mainly twofold. On one hand, the diagnosis of time-consuming Data Retention Faults (DRFs), which is neglected by the diagnosis architecture in [7, 8], is now considered and performed via a DFT technique referred to as the "No Write Recovery Test Mode (NWRTM)". On the other hand, a pair comprising a Serial to Parallel Converter (SPC) and a Parallel to Serial Converter (PSC) is utilized to replace the bi-directional serial interface, to avoid the problems of serial fault masking and defect rate dependent diagnosis. Results from our evaluations show that the proposed diagnosis scheme achieves an increased diagnosis coverage and reduces diagnosis time compared to those obtained in [7, 8], with neglectable extra area cost.
引用
收藏
页码:852 / 857
页数:6
相关论文
共 50 条
  • [1] Designs for reducing test time of distributed small embedded SRAMs
    Wang, BS
    Wu, YJ
    Ivanov, A
    19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 120 - 128
  • [2] A scheme for multiple on-chip signature checking for embedded SRAMS
    Abdulla, MF
    Ravikumar, CP
    Kumar, A
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (02) : 181 - 199
  • [3] Test/Repair area overhead reduction for small embedded SRAMs
    Wang, Baosheng
    Xu, Qiang
    PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 37 - +
  • [4] Integrated Read Assist-Sense Amplifier Scheme for High Performance Embedded SRAMs
    Shakir, Tahseen
    Rennie, David
    Sachdev, Manoj
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 137 - 140
  • [5] A Multiword Based High Speed ECC Scheme for Low-voltage Embedded SRAMs
    Jahinuzzarnan, Shah
    Shakir, Tahseen
    Lubana, Sumanjit
    Shah, Jaspal Singh
    Sachdev, Manoj
    ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 226 - 229
  • [6] Reducing test time of embedded SRAMs
    Wang, BS
    Yang, J
    Ivanov, A
    RECORDS OF THE 2003 INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2003, : 47 - 52
  • [7] IDDT testing of embedded CMOS SRAMs
    Kumar, SA
    Makki, RZ
    Binkley, DM
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1117 - 1117
  • [8] iDDT testing of CMOS embedded SRAMs
    Kumar, SA
    Makki, RZ
    Binkley, D
    6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XVII, PROCEEDINGS: INDUSTRIAL SYSTEMS AND ENGINEERING III, 2002, : 545 - 550
  • [9] BIST for embedded SRAMs in system on chips
    Niamat, MY
    Ravinuthala, AS
    Jamali, MM
    Vemuru, SR
    ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 74 - 80
  • [10] Crossbar Sector Addressing Scheme on SRAMs
    Spyridopoulos, Lazaros
    Konofaos, Nikos
    Simopoulos, Theodoros
    Alexiou, George Ph
    2017 4TH PANHELLENIC CONFERENCE ON ELECTRONICS AND TELECOMMUNICATIONS (PACET), 2017, : 49 - 52