共 50 条
- [1] On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors [J]. HPCC: 2009 11TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2009, : 196 - 205
- [3] A rough set approach to instruction-level power analysis of embedded VLIW processors [J]. PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON INFORMATION AND MANAGEMENT SCIENCES, 2005, 4 : 479 - 483
- [4] Lightweight Software Encryption for Embedded Processors [J]. 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 213 - 220
- [8] Instruction-level power consumption estimation embedded processors low-power applications [J]. IDAACS'2001: PROCEEDINGS OF THE INTERNATIONAL WORKSHOP ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATION, 2001, : 139 - 142
- [9] An Encryption Scheme using Dynamic Keys and Stream Ciphers for Embedded Devices [J]. 2022 11TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2022, : 40 - 43