Run-time Reconfigurable Network-on-chip: a survey

被引:0
|
作者
Kidane, Hiliwi Leake [1 ]
Bourennane, El-Bay [1 ]
机构
[1] Univ Bourgogne Franche Comte, Lab Le2i, F-21000 Dijon, France
关键词
NOC; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Network-on-chip (NoC) is a promising communication medium for multi-processor SoCs. However, the increasing demand of flexible use-cases in SoC applications triggers researchers to focus on adaptive and more flexible NoCs. A dynamically reconfigurable NoC has been introduced in the last decade to provide more flexible and adaptive communication during run-time. Most of the previous works share a general title: dynamically reconfigurable NoC while their proposed reconfigurability focuses on a specific infrastructure and protocols. hus, in this paper, we have presented an overview of state-of-the-art dynamically reconfigurable NoC by classifying them into a dynamically reconfigurable topology, routers, links, routing and switching techniques.
引用
收藏
页码:846 / 851
页数:6
相关论文
共 50 条
  • [1] Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles
    Nollet, V
    Marescaux, T
    Avasare, P
    Verkest, D
    Mignolet, JY
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 234 - 239
  • [2] Run-time reconfigurable adaptive multilayer Network-on-Chip for FPGA-based systems
    Huebner, Michael
    Braun, Lars
    Goehringer, Diana
    Becker, Juergen
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3243 - +
  • [3] Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles
    Hosseinabady, M.
    Nunez-Yanez, J. L.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (01): : 1 - 11
  • [4] Run-time Accelerate Channel for Communication-Aware Network-on-Chip
    Ai, Tianpeng
    Hu, Tongsen
    Chen, Tianzhou
    [J]. PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON E-EDUCATION, E-BUSINESS AND INFORMATION MANAGEMENT, 2014, 91 : 262 - 265
  • [5] Circuit switched run-time adaptive network-on-chip for image processing applications
    Braun, Lars
    Huebner, Michael
    Becker, Juergen
    Perschke, Thomas
    Schatz, Volker
    Bach, Stefan
    [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 688 - 691
  • [6] An on Chip Network inside a FPGA for Run-Time Reconfigurable Low Latency Grid Communication
    Strunk, Jochen
    Volkmer, Toni
    Rehm, Wolfgang
    Schick, Heiko
    [J]. PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 539 - +
  • [7] Run-Time management of energy-performance trade-off in Optical Network-on-Chip
    Luo, Jiating
    Van-Dung Pham
    Killian, Cedric
    Chillet, Daniel
    O'Connor, Ian
    Sentieys, Olivier
    Le Beux, Sebastien
    [J]. 2018 XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2018,
  • [8] On-chip communication in run-time assembled reconfigurable systems
    Sedcole, Pete
    Cheung, Peter Y. K.
    Constantinides, George A.
    Luk, Wayne
    [J]. 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 168 - +
  • [9] Run-Time Reconfigurable Middleware in Device Network Architecture
    Milovanovic, Marko
    Popovic, Ivan T.
    Rakic, Aleksandar Z.
    [J]. 2016 24TH TELECOMMUNICATIONS FORUM (TELFOR), 2016, : 655 - 658
  • [10] A Network-on-Chip Channel Allocator for Run-Time Task Scheduling in Multi-Processor System-on-Chips
    Winter, Markus
    Fettweis, Gerhard P.
    [J]. 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 133 - 140