ResCoNN: Resource-Efficient FPGA-Accelerated CNN for Traffic Sign Classification

被引:2
|
作者
Lechner, Martin [1 ]
Jantsch, Axel [1 ]
Dinakarrao, Sai Manoj Pudukotai [2 ]
机构
[1] TU Wien, Inst Comp Technol, A-1040 Vienna, Austria
[2] George Mason Univ, Dept Elect & Comp Engn, Fairfax, VA 22030 USA
关键词
D O I
10.1109/igsc48788.2019.8957186
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Precise classification and detection of (distorted and normal) traffic signs in real-time is one of the non-trivial requirements for safe autonomous driving. The state-of-the-art convolutional neural networks (CNNs) for traffic sign detection though accurate are resource-hungry due to their inherent structure with massive networks with millions of full-precision parameters making them infeasible for low-end FPGA platforms leading to higher implementation costs. The existing works employing low-precision bits and similar techniques though hardware friendly leads to degradation in accuracy. In this work, we propose a resource-efficient CNN (ResCoNN) architecture with a small number of weights (only 60,000 compared to a few million in state-of-the-art CNNs) and employ for traffic sign detection and classification. For increased efficiency, the network takes advantage of binary weights and integer activations, rather than employing complex computations like Batch Normalization and Exponential Linear Units. ResCoNN achieves a classification accuracy of >96% on real-world images at a framerate of 36fps on a Zynq SoC (xc7z020clg484-1) with 90% reduced weights compared to state-of-the-art CNNs.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] FPGA-accelerated hybrid CNN-LSTM system for efficient EEG-based drowsiness recognition
    Yanamala, Rama Muni Reddy
    Pullakandam, Muralidhar
    JOURNAL OF SUPERCOMPUTING, 2025, 81 (03):
  • [2] FPGA-accelerated CNN for real-time plant disease identification
    Luo, Yuexuan
    Cai, Xiang
    Qi, Jiandong
    Guo, Dongdong
    Che, Wenqing
    COMPUTERS AND ELECTRONICS IN AGRICULTURE, 2023, 207
  • [3] Resource-Efficient Spectrum-Based Traffic Classification on Constrained Devices
    Goez, David
    Beyazit, Esra Aycan
    Fletscher, Luis A.
    Botero, Juan F.
    Gaviria, Natalia
    Latre, Steven
    Camelo, Miguel
    IEEE OPEN JOURNAL OF THE COMMUNICATIONS SOCIETY, 2024, 5 : 3066 - 3088
  • [4] Resource-Efficient Hybrid CNN-HMM Approach for Heart Rate Classification
    Avinash, Baruri Sai
    Senthil, Varun
    Kumar, Binod
    2024 4TH INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND SIGNAL PROCESSING, AISP, 2024,
  • [5] Quickloop: An efficient, FPGA-accelerated exploration of parameterized DNN accelerators
    Mahmood, Tayyeb
    Inayat, Kashif
    Chung, Jaeyong
    2023 32ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PACT, 2023, : 327 - 328
  • [6] Dynamic Resource Allocation for HEVC Encoding in FPGA-Accelerated SDN Cloud
    Sjovall, Panu
    Oinonen, Arto
    Teuho, Mikko
    Vanne, Jarno
    Hamalainen, Timo D.
    2019 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2019,
  • [7] Resource-Efficient FPGA Architecture of Canny Edge Detector
    Jang, Yunseok
    Mun, Junwon
    Kim, Jaeseok
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 299 - 300
  • [8] Resource-Efficient FPGA Implementation of Advanced Encryption Standard
    Lee, Useok
    Kim, Ho Keun
    Lim, Young Jun
    Sunwoo, Myung Hoon
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1165 - 1169
  • [9] Resource-Efficient FPGA Architecture and Implementation of Hough Transform
    Chen, Zhong-Ho
    Su, Alvin W. Y.
    Sun, Ming-Ting
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (08) : 1419 - 1428
  • [10] Space-efficient FPGA-accelerated collision detection for virtual prototyping
    Raabe, Andreas
    Hochguertel, Stefan
    Zachmann, Gabriel
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1541 - +