Time Varying vs. Fixed Acceleration Coefficient PSO Driven Exploration during High Level Synthesis: Performance and Quality Assessment

被引:5
|
作者
Sengupta, Anirban [1 ]
Mishra, Vipul Kumar [1 ]
机构
[1] Indian Inst Technol, Discipline Comp Sci & Engn, Indore, India
关键词
Quality; particle swarm; acceleration; coefficient; DESIGN SPACE EXPLORATION; ALGORITHM;
D O I
10.1109/ICIT.2014.16
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The performance of particle swarm optimization ( PSO) greatly depends upon the effective selection of vital tuning metric known as acceleration coefficients ( especially when applied to design space exploration ( DSE) problem) which incorporates ability to clinically balance between exploration and exploitation during searching. The major contributions of the paper are as follows: a) A novel analysis of two variants of acceleration coefficient ( hierarchical time varying acceleration coefficient vs. constant acceleration coefficient) in PSO and their impact on convergence time and exploration time in context of multi objective ( MO) DSE in HLS. The analysis assists the designer in pre-tuning the acceleration coefficient to an optimal value for achieving better convergence and exploration time before DSE initiation; b) A novel performance comparison of PSO driven DSE ( PSO-DSE) with previous works based on quality metrics for MO evolutionary algorithms such as generational distance, maximum pareto-optimal front error, spacing, spreading and weighted metric. When two variants of acceleration coefficients ( constant and time varying) were compared, it was revealed from the results that the PSO-DSE has on average 9.5% better exploration speed with constant acceleration coefficient as compared to hierarchical time varying acceleration coefficient. Further, with setting of constant acceleration coefficient, the PSO-DSE produces results with efficient generational distance, maximum pareto-optimal front error, spacing, spreading and weighted metric as compared to previous approaches.
引用
收藏
页码:281 / 286
页数:6
相关论文
共 8 条
  • [1] Data-Dependent Loop Approximations for Performance-Quality Driven High-Level Synthesis
    Lee, Seogoo
    Gerstlauer, Andreas
    IEEE EMBEDDED SYSTEMS LETTERS, 2018, 10 (01) : 18 - 21
  • [2] User Power-Delay Budget Driven PSO Based Design Space Exploration of Optimal k-cycle Transient Fault Secured Datapath during High Level Synthesis
    Sengupta, Anirban
    Bhadauria, Saumya
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 289 - 292
  • [3] GA DRIVEN INTEGRATED EXPLORATION OF LOOP UNROLLING FACTOR AND DATAPATH FOR OPTIMAL SCHEDULING OF CDFGS DURING HIGH LEVEL SYNTHESIS
    Sarkar, Pallabi
    Sengupta, Anirban
    Naskar, Mrinal Kanti
    2015 IEEE 28TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2015, : 75 - 80
  • [4] Bacterial foraging driven exploration of multi cycle fault tolerant datapath based on power-performance tradeoff in high level synthesis
    Sengupta, Anirban
    Bhadauria, Saumya
    EXPERT SYSTEMS WITH APPLICATIONS, 2015, 42 (10) : 4719 - 4732
  • [5] PSO based exploration of multi-phase encryption based secured image processing filter hardware IP core datapath during high level synthesis
    Anshul, Aditya
    Sengupta, Anirban
    EXPERT SYSTEMS WITH APPLICATIONS, 2023, 223
  • [6] Low vs. high glycemic index carbohydrate gel ingestion during simulated 64-km cycling time trial performance
    Earnest, CP
    Lancaster, SL
    Rasmussen, CJ
    Kerksick, CM
    Lucia, A
    Greenwood, MC
    Almada, AL
    Cowan, PA
    Kreider, RB
    JOURNAL OF STRENGTH AND CONDITIONING RESEARCH, 2004, 18 (03) : 466 - 472
  • [7] Quality of life assessment over time in DMMS wave 2 study patients: Staying on PD or HD vs. changing modality during the first year of therapy.
    Kutner, NG
    Barnhart, H
    Zhang, R
    Pastan, S
    JOURNAL OF THE AMERICAN SOCIETY OF NEPHROLOGY, 2002, 13 : 224A - 224A
  • [8] Swarm intelligence driven design space exploration of optimal k-cycle transient fault secured datapath during high level synthesis based on user power-delay budget
    Sengupta, Anirban
    Sedaghat, Reza
    MICROELECTRONICS RELIABILITY, 2015, 55 (06) : 990 - 1004