Design and Realisation of Multirate Signal Processor for Enhancement Performance of Digital Recievers

被引：0

作者：

Sheikh, Javaid Ahmad ^{[1
]}

Wazir, Jai Preet Kour ^{[1
]}

Parah, Shabir Ahmad ^{[1
]}

Bhat, G. M. ^{[1
]}

机构：

[1] Univ Kashmir, Post Grad Dept Elect & IT, Srinagar, Jammu & Kashmir, India

来源：

2015 ANNUAL IEEE INDIA CONFERENCE (INDICON) | 2015年

关键词：

Multirate Digital System; Sample rate; Cascaded Integrated Comb; QPSK; MATLAB;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Multirate Digital Systems employ multiple sampling rates in their processing. Multirate Digital System find applications in speech processing, image compression, antenna systems, software radios and communication. Multirate filters are used in numerousapplications of Multirate Digital System. This paper presents the design of Multirate Cascaded Integrated -Comb filter for better performance in Digital receivers. Cascaded Comb Filter is a multiplier less realization digital filter. Our work also presents the comparison of butter worth and Cascaded Integrated Comb Filter for better performance of Digital receivers in terms of reduced BER (Bit error rate). The comparative study has also been presented in this paper. The performance has been carried out on QPSK modulated signal.

引用

页数：4

共 50 条

[1] A Survey on Design of Digital Signal Processor
Savadi, Anuradha
Yanamshetti, Raju
[J]. PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 2483 - 2486
[2] Airborne Radar Signal Processor Realisation
Mamgain, Reena
Jain, Rashi
[J]. 2017 IEEE INTERNATIONAL WIE CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (IEEE WIECON-ECE 2017), 2017, : 279 - 281
[3] DESIGN OF A DIGITAL SIGNAL PROCESSOR BASED DIGITAL CONTROLLER
KAYE, ME
SMITH, T
[J]. PROCEEDINGS : THE TWENTY-FIRST SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1989, : 353 - 358
[4] SIGNAL PROCESSOR DESIGN FOR DIGITAL SUBSCRIBER LOOPS
MIKI, N
[J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1813 - 1816
[5] ON THE DESIGN OF A HIGH-PERFORMANCE LSI CIRCUIT DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION
GAMBE, H
IKEZAWA, T
MATSUMURA, T
TSUDA, T
FUJII, S
[J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1985, 3 (02) : 357 - 368
[6] RNS-enabled digital signal processor design
Ramírez, J
García, A
López-Buedo, S
Lloris, A
[J]. ELECTRONICS LETTERS, 2002, 38 (06) : 266 - 268
[7] DESIGN AND APPLICATIONS OF A DIGITAL SIGNAL PROCESSOR .2.
WINTERER, M
[J]. ELECTRONIC ENGINEERING, 1985, 57 (703): : 47 - +
[8] DESIGN AND APPLICATIONS OF A DIGITAL SIGNAL PROCESSOR .1.
WINTERER, M
[J]. ELECTRONIC ENGINEERING, 1985, 57 (702): : 47 - +
[9] Design and Verification for Dual Issue Digital Signal Processor
Lin, Cheng-Hung
Lin, Chun-Yu
Chang, Shih-Chieh
[J]. 2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 536 - +
[10] PERFORMANCE OF A DIGITAL SIGNAL PROCESSOR WITH IMPULSE NOISE SUPPRESSION
KEAY, CSL
BUTLER, JE
KENNEWELL, JA
[J]. JOURNAL OF PHYSICS E-SCIENTIFIC INSTRUMENTS, 1976, 9 (01): : 25 - 30

← 1 2 3 4 5 →