共 50 条
- [2] Passive Immersion Cooling of 3-D Stacked Dies [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (03): : 557 - 565
- [3] Passive immersion cooling of 3-D stacked dies [J]. IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 439 - 452
- [4] 3-D stacked wafer-level packaging [J]. Savastiouk, Sergey, 2000, IHS Publ Group, Libertyville, IL, United States (09):
- [5] Low coherence interferometry for 3-D measurements of microelectronics packaging and integration [J]. OPTOELECTRONIC DEVICES AND INTEGRATION, PTS 1 AND 2, 2005, 5644 : 429 - 443
- [6] Numerical optimization of silicon stacked module for 3-D packaging applications [J]. J. Microelectron. Electron. Packag., 2008, 2 (68-76):
- [8] A 3-D stacked chip packaging solution for miniaturized massively parallel processing [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03): : 424 - 432
- [9] Packaging and assembly of 3-D silicon stacked module for image sensor application [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (03): : 519 - 526
- [10] Thermal characteristics analysis and optimization of 3D-Stacked Memory Packaging [J]. 2022 19TH CHINA INTERNATIONAL FORUM ON SOLID STATE LIGHTING & 2022 8TH INTERNATIONAL FORUM ON WIDE BANDGAP SEMICONDUCTORS, SSLCHINA: IFWS, 2022, : 121 - 124