Design for mixed-signal SoC with IPv4 for embedded instruments

被引：0
|
作者：
Li Zheying [1 ]
Luo Li [2 ]
Li Shou [3 ]
机构：
[1] Beijing Union Univ, Informat Sch, Beijing 100101, Peoples R China
[2] Beijiing Jiaotong Univ, Sch Elect & Informat Engn, Beijing 100044, Peoples R China
[3] Royal Inst Technol, Dept Microelect & Informat Technol, S-16440 Kista, Sweden
来源：
ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL II | 2007年
关键词：
SoC; instrument; communication; verification;
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
A SoC architecture used for with 8-bit CPU and IPv4 hardware is designed in this paper. The SoC is designed for embedded instrument. In additional, to according with the information transmission requirement of smart control system, the function of IPv4 is simplified to reduce the hardware. A function model used for model checking is also given. The function model is very simple and easy to be used in practice because we only take care about the transceiver function of IPv4 hardware.
引用
收藏
页码：69 / +
页数：2
相关论文
共 50 条
  • [1] ADC for mixed-signal SoC
    Krutchinsky, Sergei G.
    Tsybin, Mikhail S.
    INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES '10): CONFERENCE PROCEEDINGS, 2010, : 253 - 256
  • [2] Embedded Instruments for Enhancing Dependability of Analogue and Mixed-Signal IPs
    Wan, Jinbo
    Kerkhoff, Hans G.
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [3] A complete and fully qualified design flow for verification of mixed-signal SoC with embedded flash memories
    Daglio, Pierluigi
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1429 - 1434
  • [4] Core-Based Testing of Embedded Mixed-Signal Modules in a SoC
    Zivkovic, Vladimir A.
    Schat, Jan
    van der Heyden, Frank
    Seuren, Geert
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (03): : 78 - 86
  • [5] Mixed-Signal Verification Methods for Multi-Power Mixed-Signal System-on-Chip (SoC) Design
    Liang, Chao
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [6] Design and implementation of a mixed-signal embedded DSP system
    Yeary, M
    Guidry, D
    Burns, M
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 929 - 932
  • [7] Design of the embedded Web network sensor based on IPv4/IPv6
    Huang, Jiao
    Ou, Jieyun
    Lu, Xiaochun
    Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2006, 27 (10): : 1232 - 1236
  • [8] Towards analog and mixed-signal SOC design with SystemC-AMS
    Vachoux, A
    Grimm, C
    Einwich, K
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 97 - 102
  • [9] High-Speed Mixed-Signal SoC Design for Basestation Application
    Sui, Wenquan
    Li, Tongyi
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1562 - +
  • [10] Design Methodologies and Innovative Architectures for Mixed-Signal Embedded Systems
    Saponara, Sergio
    Nuzzo, Pierluigi
    D'Abramo, Paolo
    Fanucci, Luca
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2010, 2010 (01)
12345