共 50 条
- [1] Experiment on a system-level design tool [J]. JOURNAL OF ENGINEERING DESIGN, 2007, 18 (04) : 327 - 342
- [3] FPGA-based System-level design framework based on the IRIS synthesis tool and System Generator [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 85 - 92
- [4] PLD AND FPGA TOOLS TAKE A SYSTEM-LEVEL APPROACH TO DESIGN [J]. ELECTRONIC DESIGN, 1990, 38 (18) : 179 - 179
- [7] Reuse on system-level stimuli-generation [J]. HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 105 - 111
- [8] Software performance estimation strategies in a system-level design tool [J]. Bammi, Jwahar R, 2000, IEEE, Los Alamitos
- [9] System-level tool upgrades for team-based design [J]. ELECTRONIC DESIGN, 1997, 45 (02) : 121 - 122
- [10] CMOST: A System-Level FPGA Compilation Framework [J]. 2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,