Kaolin: a System-level AADL Tool for FPGA Design Reuse, Upgrade and Migration

被引:0
|
作者
Blouin, Dominique [1 ,2 ]
Ochoa-Ruiz, Gilberto [1 ]
Eustache, Yvan [1 ]
Diguet, Jean-Philippe [1 ]
机构
[1] Univ Bretagne Sud, Lab STICC, CNRS, UMR 6285,Ctr Rech, BP 92116, F-56321 Lorient, France
[2] Hasso Plattner Inst, Syst Anal & Modeling Grp, D-14482 Potsdam, Germany
关键词
MDD; MBE; EDA and CAD Tools; FPGA; AADL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, the development, maintenance and evolution of products based on FPGAs remains a difficult and time consuming task, especially in today's stringent and fast-paced markets. Designers need to master technology-specific implementation details, which often vary across FPGA models, tool versions and vendors, thus making it difficult to port code from one target device to another. To address these problems, we present the Kaolin model-based development process and tool. Kaolin users design their systems at the functional level, whilst the execution platform-specific details are automatically generated according to the selected FPGA platform model. Additionally, legacy HDL code can be imported thanks to state-of-the-art bi-directional model transformations, so that existing systems can be retargeted to other FPGA platforms. The advantages of Kaolin are demonstrated via an industrial acoustic recorder case study, which has been automatically imported into Kaolin and retargeted to a different FPGA platform with improved performances.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Experiment on a system-level design tool
    Ruder, Joshua Austin
    Sobek, Durward Kenneth, II
    [J]. JOURNAL OF ENGINEERING DESIGN, 2007, 18 (04) : 327 - 342
  • [2] HOW TO SPOT A SYSTEM-LEVEL DESIGN TOOL
    PRANG, J
    [J]. ELECTRONIC DESIGN, 1993, 41 (25) : 66 - 67
  • [3] FPGA-based System-level design framework based on the IRIS synthesis tool and System Generator
    Yi, Y
    Woods, R
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 85 - 92
  • [4] PLD AND FPGA TOOLS TAKE A SYSTEM-LEVEL APPROACH TO DESIGN
    MALINIAK, L
    [J]. ELECTRONIC DESIGN, 1990, 38 (18) : 179 - 179
  • [5] System-Level Airworthiness Tool
    Burke, David A.
    Hall, Charles E., Jr.
    Cook, Stephen P.
    [J]. JOURNAL OF AIRCRAFT, 2011, 48 (03): : 777 - 785
  • [6] SYSTEM-LEVEL DESIGN
    BOURBON, B
    [J]. COMPUTER DESIGN, 1990, 29 (23): : 19 - 21
  • [7] Reuse on system-level stimuli-generation
    Katz, Y
    Jaeger, I
    Emek, R
    Lichtenstein, Y
    Devadason, A
    Romonosky, A
    [J]. HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 105 - 111
  • [8] Software performance estimation strategies in a system-level design tool
    [J]. Bammi, Jwahar R, 2000, IEEE, Los Alamitos
  • [9] System-level tool upgrades for team-based design
    Ajluni, C
    [J]. ELECTRONIC DESIGN, 1997, 45 (02) : 121 - 122
  • [10] CMOST: A System-Level FPGA Compilation Framework
    Zhang, Peng
    Huang, Muhuan
    Xiao, Bingjun
    Huang, Hui
    Cong, Jason
    [J]. 2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,