Self-Checking Method for Concurrent Error Detection System Development Based on the Constant-Weight Code "2-out-of-4"

被引：0
|
作者：
Efanov, D. [1 ]
Sapozhnikov, V. [1 ]
Sapozhnikov, V. [1 ]
机构：
[1] Emperor Alexander I St Petersburg State Transport, St Petersburg, Russia
来源：
2017 INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING, APPLICATIONS AND MANUFACTURING (ICIEAM) | 2017年
关键词：
concurrent error detection system; Boolean complement; constant-weight code; code "2-out-of-4; structural redundancy; CIRCUITS;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This work is dedicated to concurrent error detection (CED) systems synthesis together with a complete concurrent self-checking structure based on the Boolean complement method. The authors share the view of the CED systems with a complete self-checking structure designed by the Boolean complement method and based on the constant-weight code "2-out-of-4". Within those systems logical accessories are installed for the purpose of avoiding the choice of operating vectors value which shall simplify the CED systems design process. The minimum number of operating vectors to be defined per the CED systems which should guarantee the entire variety of testing combination per the Boolean complement block as well as per the testing code "2-out-of-4".
引用
收藏
页数：6
相关论文
共 12 条
  • [1] Methods of Organization of Totally Self-Checking Concurrent Error Detection System on the Basis of Constant-Weight "1-out-of-3"-code
    Efanov, Dmitry
    Sapozhnikov, Valery
    Sapozhnikov, Vladimir
    PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
  • [2] Self-Checking Concurrent Error Detection System Design Based on Boolean Complement Method to "1 out of 3" Code with Hardware Cost Optimization
    Sapozhnikov, Valery
    Efanov, Dmitry
    Sapozhnikov, Vladimir
    Pivovarov, Dmitry
    PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
  • [3] Concurrent Error Detection of Combinational Circuits by the Method of Boolean Complement on the Base of "2-out-of-4" Code
    Sapozhnikov, Valery
    Sapozhnikov, Vladimir
    Efanov, Dmitry
    PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
  • [4] Organization of Testing of Combinational Devices Based on Boolean Complement to Constant-Weight "1-out-of-4" Code with Signal Compression
    Efanov, D., V
    Sapozhnikov, V. V.
    Sapozhnikov, Vl V.
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2021, 55 (02) : 113 - 124
  • [5] Organization of Testing of Combinational Devices Based on Boolean Complement to Constant-Weight “1-out-of-4” Code with Signal Compression
    D. V. Efanov
    V. V. Sapozhnikov
    Vl. V. Sapozhnikov
    Automatic Control and Computer Sciences, 2021, 55 : 113 - 124
  • [6] The Synthesis Conditions of Completely Self-Testing Embedded-Control Circuits Based on the Boolean Complement Method to the “1-out-of-m” Constant-Weight Code
    D. V. Efanov
    V. V. Sapozhnikov
    Vl. V. Sapozhnikov
    D. V. Pivovarov
    Automatic Control and Computer Sciences, 2020, 54 : 89 - 99
  • [7] The Synthesis Conditions of Completely Self-Testing Embedded-Control Circuits Based on the Boolean Complement Method to the "1-out-of-m" Constant-Weight Code
    Efanov, D. V.
    Sapozhnikov, V. V.
    Sapozhnikov, Vl. V.
    Pivovarov, D. V.
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2020, 54 (02) : 89 - 99
  • [8] Theoretical method of calculating raw bit-error-rate of 2:N constant-weight block code for multilayered waveguide holographic memory
    Ueno, Masahiro
    Endo, Masahiro
    Kurokawa, Yoshiaki
    Yoshikawa, Hiroshi
    Ando, Yasuko
    Yagi, Shogo
    Imai, Tadayuki
    Furuya, Akinori
    Ohtani, Yoshimitsu
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (11): : 7347 - 7355
  • [9] Theoretical method of calculating raw bit-error-rate of 2:N constant-weight block code for multilayered waveguide holographic memory
    Ueno, Masahiro
    Endo, Masahiro
    Kurokawa, Yoshiaki
    Yoshikawa, Hiroshi
    Ando, Yasuko
    Yagi, Shogo
    Imai, Tadayuki
    Furuya, Akinori
    Ohtani, Yoshimitsu
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (11): : 7347 - 7355
  • [10] Concurrent error detection in semi-systolic dual basis multiplier over GF(2m) using self-checking alternating logic
    Chiou, C. W.
    Liang, W. -Y.
    Chang, H. W.
    Lin, J. -M.
    Lee, C. -Y.
    IET CIRCUITS DEVICES & SYSTEMS, 2010, 4 (05) : 382 - 391
12