STARRY: Multi-master Transaction Processingon Semi-leader Architecture

被引:4
|
作者
Zhang, Zihao [1 ]
Hu, Huiqi [1 ]
Zhou, Xuan [1 ]
Wang, Jiang [2 ]
机构
[1] East China Normal Univ, Shanghai Engn Res Ctr Big Data Management, Shanghai, Peoples R China
[2] Huawei Co Ltd, Shenzhen, Peoples R China
来源
PROCEEDINGS OF THE VLDB ENDOWMENT | 2022年 / 16卷 / 01期
基金
美国国家科学基金会;
关键词
CONCURRENCY-CONTROL; CONSENSUS;
D O I
10.14778/3561261.3561268
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-master architecture is desirable for cloud databases in supporting large-scale transaction processing. To enable concurrent transaction execution on multiple computing nodes, we need an efficient transaction commit protocol on the storage layer that ensures ACID as well as consensus among replicas. A leader-based protocol is easy to implement. However, it faces the single-node bottleneck and suffers from high transaction latency in cross-region deployment. While a leaderless protocol can achieve a higher degree of parallelism, it is inefficient in resolving conflicts. This paper proposes the semi-leader protocol, which is a new type of transaction commit protocol for multi-master transaction processing. In a nutshell, the semi-leader protocol is a hybrid protocol that offers separate commit paths for conflicting transactions and non-conflicting transactions. A centralized node, known as the sequencer, is employed to perform precise conflict resolution for conflicting transactions, while non-conflicting transactions can be committed timely in a decentralized manner. Based on the semi-leader protocol, we designed STARRY, a multi-master transaction processing mechanism. Experimental results demonstrate that STARRY is 1.4x and 4.21x as performant as the leaderless and leader-based protocols respectively in throughput. When dealing with high-contention workloads, STARRY can significantly reduce the abort rates.
引用
收藏
页码:77 / 89
页数:13
相关论文
共 3 条
  • [1] A control architecture for multi-master/multi-slave teleoperation
    Sirouspour, S
    PROCEEDINGS OF THE TENTH IASTED INTERNATIONAL CONFERENCE ON ROBOTICS AND APPLICATIONS, 2004, : 221 - 226
  • [2] Arbitration latency analysis of the shared channel architecture for high performance multi-master SoC
    Suh, J
    Yoo, HJ
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 388 - 391
  • [3] An Operating System Architecture Design for Heterogeneous Multi-core Processor Based on Multi-master Model
    Jiang Jian-Chun
    Wang Tong-Qing
    SPORTS MATERIALS, MODELLING AND SIMULATION, 2011, 187 : 190 - 197