Chip-Level Thermoelectric Power Generators Based on High-Density Silicon Nanowire Array Prepared With Top-Down CMOS Technology

被引:92
|
作者
Li, Y. [1 ,2 ,3 ]
Buddharaju, K. [1 ]
Singh, N. [1 ]
Lo, G. Q. [1 ]
Lee, S. J. [3 ]
机构
[1] Agcy Sci Technol & Res, Inst Microelect, Singapore 117685, Singapore
[2] Natl Univ Singapore, Grad Sch Integrat Sci & Engn, Singapore 117456, Singapore
[3] NUS, ECE Dept, Singapore 117576, Singapore
关键词
Energy harvesting; power; silicon nanowire; thermoelectric; NANOSCALE;
D O I
10.1109/LED.2011.2114634
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter, for the first time, reports a high-density silicon-nanowire (SiNW)-based thermoelectric generator (TEG) prepared by a top-down CMOS-compatible technique. The 5 mm x 5 mm TEG comprises of densely packed alternating n- and p-type SiNW bundles with each wire having a diameter of 80 nm and a height of 1 mu m. Each bundle serving as an individual thermoelectric element, having 540 x 540 wires, was connected electrically in series and thermally in parallel. The fabricated TEG demonstrates thermoelectric power generation with an open circuit voltage (V(oc)) of 1.5 mV and a short circuit current (I(sc)) of 3.79 mu A with an estimated temperature gradient across the device of 0.12 K.
引用
收藏
页码:674 / 676
页数:3
相关论文
共 16 条
  • [1] Silicon nanowire sensor array using top-down CMOS technology
    Agarwal, Ajay
    Buddharaju, K.
    Lao, I. K.
    Singh, N.
    Balasubramanian, N.
    Kwong, D. L.
    [J]. SENSORS AND ACTUATORS A-PHYSICAL, 2008, 145 : 207 - 213
  • [2] Silicon nanowire array bio-sensor using top-down CMOS technology
    Agarwal, Ajay
    Lao, I. K.
    Buddharaju, K.
    Singh, N.
    Balasubramanian, N.
    Kwong, D. L.
    [J]. TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,
  • [3] Top-Down Silicon Nanowire-Based Thermoelectric Generator: Design and Characterization
    Li, Y.
    Buddharaju, K.
    Singh, N.
    Lee, S. J.
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2012, 41 (06) : 989 - 992
  • [4] Top-Down Silicon Nanowire-Based Thermoelectric Generator: Design and Characterization
    Y. Li
    K. Buddharaju
    N. Singh
    S.J. Lee
    [J]. Journal of Electronic Materials, 2012, 41 : 989 - 992
  • [5] Spin-on-doping for output power improvement of silicon nanowire array based thermoelectric power generators
    Xu, B.
    Fobelets, K.
    [J]. JOURNAL OF APPLIED PHYSICS, 2014, 115 (21)
  • [6] Realization of Vertical Silicon Nanowire Networks with an Ultra High Density Using a Top-Down Approach
    Han, Xiang-Lei
    Larrieu, Guilhem
    Dubois, Emmanuel
    [J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2010, 10 (11) : 7423 - 7427
  • [7] Investigation of gate-all-around silicon nanowire transistors for ultimately scaled CMOS technology from top-down approach
    Huang, Ru
    Wang, Run-sheng
    [J]. FRONTIERS OF PHYSICS IN CHINA, 2010, 5 (04): : 414 - 421
  • [8] Investigation of gate-all-around silicon nanowire transistors for ultimately scaled CMOS technology from top-down approach
    Ru Huang
    Run-sheng Wang
    [J]. Frontiers of Physics in China, 2010, 5 : 414 - 421
  • [9] Switch-Matrix-Based High-Density Microelectrode Array in CMOS Technology
    Frey, Urs
    Sedivy, Jan
    Heer, Flavio
    Pedron, Rene
    Ballini, Marco
    Mueller, Jan
    Bakkum, Douglas
    Hafizovic, Sadik
    Faraci, Francesca D.
    Greve, Frauke
    Kirstein, Kay-Uwe
    Hierlemann, Andreas
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (02) : 467 - 482
  • [10] Top-down fabrication of very-high density vertically stacked silicon nanowire arrays with low temperature budget
    Zervas, Michael
    Sacchetto, Davide
    De Micheli, Giovanni
    Leblebici, Yusuf
    [J]. MICROELECTRONIC ENGINEERING, 2011, 88 (10) : 3127 - 3132